Control And Status Register Set - Texas Instruments Concerto F28M36 Series Technical Reference Manual

Register Mapping
Table 8-12. ECAP Interrupt Forcing Register (ECFRC) Field Descriptions (continued)
Bits Field
5 CTROVF
4 CEVT4
3 CEVT3
2 CEVT2
1 CEVT1
0 Reserved
8.6 Register Mapping
Table 8-13 shows the eCAP module control and status register set.
Name
Time Base Module Registers
TSCTR
CTRPHS
CAP1
CAP2
CAP3
CAP4
reserved
ECCTL1
ECCTL2
ECEINT
ECFLG
ECCLR
ECFRC
Reserved
8.7 Application of the ECAP Module
The following sections will provide Applications examples and code snippets to show how to configure and
operate the eCAP module. For clarity and ease of use, the examples use the eCAP "C" header files.
Below are useful #defines which will help in the understanding of the examples.
// ECCTL1 (ECAP Control Reg 1)
//==========================
846
C28 Enhanced Capture (eCAP) Module
Value Description
Force Counter Overflow
0 No effect. Always reads back a 0.
1 Writing a 1 to this bit sets the CTROVF flag bit.
Force Capture Event 4
0 No effect. Always reads back a 0.
1 Writing a 1 sets the CEVT4 flag bit
Force Capture Event 3
0 No effect. Always reads back a 0.
1 Writing a 1 sets the CEVT3 flag bit
Force Capture Event 2
0 No effect. Always reads back a 0.
1 Writing a 1 sets the CEVT2 flag bit.
Force Capture Event 1
1 No effect. Always reads back a 0.
0 Sets the CEVT1 flag bit.
0 Any writes to these bit(s) must always have a value of 0.
Table 8-13. Control and Status Register Set
Offset Size (x16)
0x0000
0x0002
0x0004
0x0006
0x0008
0x000A
0x000C - 0x0013
0x0014
0x0015
0x0016
0x0017
0x0018
0x0019
0x001A - 0x001F
Copyright © 2012–2019, Texas Instruments Incorporated
2 Time-Stamp Counter
2 Counter Phase Offset Value Register
2 Capture 1 Register
2 Capture 2 Register
2 Capture 3 Register
2 Capture 4 Register
8
1 Capture Control Register 1
1 Capture Control Register 2
1 Capture Interrupt Enable Register
1 Capture Interrupt Flag Register
1 Capture Interrupt Clear Register
1 Capture Interrupt Force Register
6
SPRUHE8E – October 2012 – Revised November 2019
www.ti.com
Description
Submit Documentation Feedback