Gpio34, Gpio199 Multiplexing Diagram - Texas Instruments Concerto F28M36 Series Technical Reference Manual

Table of Contents

Advertisement

www.ti.com
GPIOLPMSE2
0 = PU disabled (reset value)
1 = PU enabled
PU
GPIOPUR
GPIOx
High
impedance
output
control
XRS
A
GPxDAT latch/read are accessed at the same memory location.
B
Pull-up selection is only controlled by the M3 GPIO registers except GPIO192-GPIO199, which is controlled by the
GPGPUD register.
C
GPIO32 - GPIO63 only.
Notes:
Note the bit polarity difference between GPIOPUR and GPGPUD registers when enabling pullups.
Open drain selection is only controlled by the M3 GPIO registers
The appropriate bits in the GPIOCSEL registers (M3 GPIO registers) must be set to use the C28
GPIOs. If the GPIO is set as an M3 GPIO, the C28 GPIO MUX inputs are still active and can be read.
The input qualification circuit is not reset when modes are changed (such as changing from output to
SPRUHE8E – October 2012 – Revised November 2019
Submit Documentation Feedback
Figure 4-37. GPIO34, GPIO199 Multiplexing Diagram
(C)
LPMCR0
Low power
modes block
GPIOx.async
SYSCLKOUT
(B)
Sync
Qual
async
GPxCTRL
GPxQSEL 1/2
GPxMUX 1/2
0 = input, 1 = output
Copyright © 2012–2019, Texas Instruments Incorporated
C28 General-Purpose Input/Output (GPIO)
(default
on reset)
00
00
3 samples
01
01
6 samples
10
10
11
11
2
(default on reset)
00
01
10
11
2
00
01
10
11
General-Purpose Input/Output (GPIO)
GPxDAT (read)
N/C
(default on reset)
Peripheral 1 input
Peripheral 2 input
Peripheral 3 input
GPxSET,
GPxCLEAR,
GPxTOGGLE
GPIOx_OUT
(A)
GPxDAT
(latch)
Peripheral 1 output
Peripheral 2 output
Peripheral 3 output
(default on reset)
GPIOx _ DIR
GPxDIR
(latch)
Peripheral 1 output enable
Peripheral 2 output enable
Peripheral 3 output enable
381

Advertisement

Table of Contents
loading

Table of Contents