Gpio Port G Mux 1 (Gpgmux1) Register - Texas Instruments Concerto F28M36 Series Technical Reference Manual

Table of Contents

Advertisement

C28 General-Purpose Input/Output (GPIO)
Table 4-59. GPIO Port E MUX 1 (GPEMUX1) Register Field Descriptions (continued)
Bit
Field
13-12
GPIO134
11-10
GPIO133
9-8
GPIO132
7-6
GPIO131
5-4
GPIO130
3-2
GPIO129
1-0
GPIO128

4.2.7.10 GPIO Port G MUX 1 (GPGMUX1) Register

The GPIO Port G MUX 1 (GPGMUX1) register is shown and described in the figure and table below.
31
15
14
13
12
GPIO199
GPIO198
R/W-0
R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
420
General-Purpose Input/Output (GPIO)
Value
Description
Configure this pin as:
00
GPIO 134 - general purpose I/O 134GPIO (default)
01
EPWM12A
10
Reserved
11
Reserved
Configure this pin as:
00
GPIO 133 - general purpose I/O 133 GPIO (default)
01
EPWM11B
10
Reserved
11
Reserved
Configure this pin as:
00
GPIO132- general purpose I/O 132 GPIO (default)
01
EPWM11A
10
Reserved
11
Reserved
Configure this pin as:
00
GPIO 131 - general purpose I/O 131 GPIO (default)
01
EPWM10B
10
Reserved
11
Reserved
Configure this pin as:
00
GPIO 130 - general purpose I/O 130 GPIO (default)
01
EPWM10A
10
Reserved
11
Reserved
Configure this pin as:
00
GPIO 129 - general purpose I/O 129 GPIO (default)
01
EPWM9B
10
Reserved
11
Reserved
Configure this pin as:
00
GPIO 128 - general purpose I/O 128 GPIO (default)
01
EPWM9A
10
Reserved
11
Reserved
Figure 4-51. GPIO Port G MUX 1 (GPGMUX1) Register
11
10
9
GPIO197
GPIO196
R/W-0
R/W-0
Copyright © 2012–2019, Texas Instruments Incorporated
Reserved
R-0
8
7
6
5
GPIO195
GPIO194
R/W0
R/W0
SPRUHE8E – October 2012 – Revised November 2019
www.ti.com
4
3
2
1
GPIO193
GPIO192
R/W-0
R/W-0
Submit Documentation Feedback
16
0

Advertisement

Table of Contents
loading

Table of Contents