Block Diagram; Conceptual Block Diagram Of The Sample Rate Generator - Texas Instruments Concerto F28M36 Series Technical Reference Manual

Table of Contents

Advertisement

www.ti.com

15.4.1 Block Diagram

Figure 15-17. Conceptual Block Diagram of the Sample Rate Generator
MCLKX pin
CLKXP
MCLKR pin
CLKRP
SRGR2 [CLKSM]
LSPCLK
Reserved
The source clock for the sample rate generator (labeled CLKSRG in the diagram) can be supplied by the
LSPCLK, or by an external pin (MCLKX or MCLKR). The source is selected with the SCLKME bit of PCR
and the CLKSM bit of SRGR2. If a pin is used, the polarity of the incoming signal can be inverted with the
appropriate polarity bit (CLKXP of PCR or CLKRP of PCR).
The sample rate generator has a three-stage clock divider that gives CLKG and FSG programmability.
The three stages provide:
Clock divide-down. The source clock is divided according to the CLKGDV bits of SRGR1 to produce
CLKG.
Frame period divide-down. CLKG is divided according to the FPER bits of SRGR2 to control the period
from the start of a frame-pulse to the start of the next pulse.
Frame-synchronization pulse-width countdown. CLKG cycles are counted according to the FWID bits
of SRGR1 to control the width of each frame-synchronization pulse.
NOTE: The McBSP cannot operate at a frequency faster than ½ the source clock frequency.
Choose an input clock frequency and a CLKGDV value such that CLKG is less than or equal
to ½ the source clock frequency.
In addition to the three-stage clock divider, the sample rate generator has a frame-synchronization pulse
detection and clock synchronization module that allows synchronization of the clock divide down with an
incoming frame-synchronization pulse on the FSR pin. This feature is enabled or disabled with the
GSYNC bit of SRGR2.
For details on getting the sample rate generator ready for operation, see
Initialization Procedure.
SPRUHE8E – October 2012 – Revised November 2019
Submit Documentation Feedback
1
SRGR1
[CLKGDV]
0
1
CLKSRG
/(CLKGDV + 1)
0
1
PCR
[SCLKSME]
0
GSYNC
FSR
Copyright © 2012–2019, Texas Instruments Incorporated
McBSP Sample Rate Generator
SRGR2
SRGR1
[FPER]
[FWID]
Frame
÷
Frame pulse
detection
and clock
synchronization
Section
C28 Multichannel Buffered Serial Port (McBSP)
FSG
pulse
CLKG
15.4.4, Reset and
1087

Advertisement

Table of Contents
loading

Table of Contents