Cortex-M3 Instruction Summary - Texas Instruments Concerto F28M36 Series Technical Reference Manual

Table of Contents

Advertisement

Instruction Set Summary
24.10 Instruction Set Summary
The processor implements a version of the Thumb instruction set.
instructions.
Notes:
Angle brackets, <>, enclose alternative forms of the operand
Braces, {}, enclose optional operands
The Operands column is not exhaustive
Op2 is a flexible second operand that can be either a register or a constant
Most instructions can use an optional condition code suffix
For more information on the instructions and operands, see the instruction descriptions in the Cortex-M3
Instruction Set Technical User's Manual.
Mnemonic
ADC, ADCS
ADD, ADDS
ADD, ADDW
ADR
AND, ANDS
ASR, ASRS
B
BFC
BFI
BIC, BICS
BKPT
BL
BLX
BX
CBNZ
CBZ
CLREX
CLZ
CMN
CMP
CPSID
CPSIE
DMB
DSB
EOR, EORS
ISB
IT
LDM
LDMDB, LDMEA
LDMFD, LDMIA
1632
Cortex-M3 Processor
Table 24-21. Cortex-M3 Instruction Summary
Operands
{Rd,} Rn , Op2
{Rd,} Rn , Op2
{Rd,} Rn , #imm12
Rd , label
{Rd ,} Rn , Op2
Rd , Rm , <Rs|#n>
label
Rd , #lsb , #width
Rd , Rn , #lsb , #width
{Rd ,} Rn , Op2
#imm
label
Rm
Rm
Rn , label
Rn , label
-
Rd , Rm
Rn , Op2
Rn , Op2
iflags
iflags
-
-
{Rd ,} Rn , Op2
-
-
Rn{!} , reglist
Rn{!} , reglist
Rn{!} , reglist
Copyright © 2012–2019, Texas Instruments Incorporated
Table 24-21
lists the supported
Brief Description
Add with carry
Add
Add
Load PC-relative address
Logical AND
Arithmetic shift right
Branch
Bit field clear
Bit field insert
Bit clear
Breakpoint
Branch with link
Branch indirect with link
Branch indirect
Compare and branch if non-
zero
Compare and branch if zero
Clear exclusive
Count leading zeros
Compare negative
Compare
Change processor state,
disable interrupts
Change processor state,
enable interrupts
Data memory barrier
Data synchronization barrier
Exclusive OR
Instruction synchronization
barrier
Ifâ€'Then condition block
Load multiple registers,
increment after
Load multiple registers,
decrement before
Load multiple registers,
increment after
SPRUHE8E – October 2012 – Revised November 2019
www.ti.com
Flags
N,Z,C,V
N,Z,C,V
N,Z,C,V
-
N,Z,C
N,Z,C
-
-
-
N,Z,C
-
-
-
-
-
-
-
-
N,Z,C,V
N,Z,C,V
-
-
-
-
N,Z,C
-
-
-
-
-
Submit Documentation Feedback

Advertisement

Table of Contents
loading

Table of Contents