Freescale Semiconductor MPC8313E PowerQUICC II Pro Family Reference Manual page 32

Paragraph
Number
16.6.12.3.3
16.6.12.3.4
16.6.12.3.5
16.6.12.3.6
16.6.12.3.7
16.6.13 Port Test Modes ..................................................................................................... 16-117
16.6.14 Interrupts................................................................................................................ 16-118
16.6.14.1 Transfer/Transaction Based Interrupts............................................................... 16-119
16.6.14.1.1
16.6.14.1.2
16.6.14.1.3
16.6.14.1.4
16.6.14.1.5
16.6.14.2 Host Controller Event Interrupts ....................................................................... 16-121
16.6.14.2.1
16.6.14.2.2
16.6.14.2.3
16.6.14.2.4
16.7 Device Data Structures .............................................................................................. 16-122
16.7.1 Endpoint Queue Head............................................................................................ 16-123
16.7.1.1 Endpoint Capabilities/Characteristics................................................................ 16-124
16.7.1.2 Transfer Overlay ................................................................................................ 16-125
16.7.1.3 Current dTD Pointer .......................................................................................... 16-125
16.7.1.4 Setup Buffer....................................................................................................... 16-125
16.7.2 Endpoint Transfer Descriptor (dTD) ..................................................................... 16-126
16.8 Device Operational Model......................................................................................... 16-128
16.8.1 Device Controller Initialization ............................................................................. 16-128
16.8.2 Port State and Control............................................................................................ 16-129
16.8.2.1 Bus Reset ........................................................................................................... 16-131
16.8.2.2 Suspend/Resume................................................................................................ 16-132
16.8.2.2.1
16.8.2.2.2
16.8.2.2.3
16.8.3 Managing Endpoints .............................................................................................. 16-132
16.8.3.1 Endpoint Initialization ....................................................................................... 16-133
16.8.3.1.1
16.8.3.2 Data Toggle........................................................................................................ 16-134
16.8.3.2.1
16.8.3.2.2
16.8.3.3 Device Operational Model For Packet Transfers .............................................. 16-135
16.8.3.3.1
MPC8313E PowerQUICC™ II Pro Integrated Processor Family Reference Manual, Rev. 2
xxxii
Contents
Split Transaction Execution State Machine for Isochronous......................... 16-110
Periodic Isochronous—Do-Start-Split........................................................... 16-110
Periodic Isochronous—Do Complete Split ................................................... 16-112
Complete-Split for Scheduling Boundary Cases 2a, 2b ................................ 16-115
Split Transaction for Isochronous—Processing Example ............................. 16-116
Transaction Error ........................................................................................... 16-119
Serial Bus Babble .......................................................................................... 16-119
Data Buffer Error ........................................................................................... 16-120
USB Interrupt (Interrupt on Completion (IOC)) ........................................... 16-121
Short Packet ................................................................................................... 16-121
Port Change Events ....................................................................................... 16-121
Frame List Rollover....................................................................................... 16-121
Interrupt on Async Advance.......................................................................... 16-121
Host System Error ......................................................................................... 16-122
Suspend Description ...................................................................................... 16-132
Suspend Operational Model .......................................................................... 16-132
Resume .......................................................................................................... 16-132
Stalling ........................................................................................................... 16-133
Data Toggle Reset.......................................................................................... 16-134
Data Toggle Inhibit ........................................................................................ 16-134
Priming Transmit Endpoints.......................................................................... 16-135
Title
Page
Number
Freescale Semiconductor