Freescale Semiconductor MPC8313E PowerQUICC II Pro Family Reference Manual page 593

Table 13-3. PCI Interface Signals—Detailed Signal Descriptions (continued)
Signal I/O
PCI_TRDY I/O PCI target ready.
O
I
13.3 Memory Map/Register Definitions
The PCI controller has the following types of registers:
• The PCI configuration access registers. Used for generating PCI configuration accesses from the
CSB. These registers, listed in
the IMMR window.
• The PCI memory-mapped registers. Used to manage error functions, general control and status,
and address translation control for the inbound path. These registers are shown in
can be accessed by PCI masters via the PCI controller to the CSB through the PIMMR inbound
window. Note that
contained in the I/O sequencer (IOS) memory-mapped registers.
"DMA/Messaging Unit,"
• The PCI configuration space registers. Defined by the PCI specification. These registers are
accessed by PCI masters using configuration accesses and are described in
Configuration Space Registers."
Offset
0x0 PCI_CONFIG_ADDRESS
0x4 PCI_CONFIG_DATA
0x8 PCI_INT_ACK
MPC8313E PowerQUICC™ II Pro Integrated Processor Family Reference Manual, Rev. 2
Freescale Semiconductor
Outputs for the bi-directional target ready.
State Asserted—The PCI controller, acting as a PCI target, can complete the current data
Meaning phase of a PCI transaction. During a read, this PCI controller asserts PCI_TRDY to
indicate that valid data is present on PCI_AD[31:0]. During a write, this PCI
controller asserts PCI_TRDY to indicate that it is prepared to accept data.
Negated—The PCI initiator needs to wait before this PCI controller, acting as a PCI target,
can complete the current data phase. During a read, this PCI controller negates
PCI_TRDY to insert a wait cycle when it cannot provide valid data to the initiator.
During a write, this PCI controller negates PCI_TRDY to insert a wait cycle when it
cannot accept data from the initiator.
Timing Assertion/Negation—As specified by PCI Local Bus Specification Rev 2.3
Inputs for the bi-directional target ready.
State Asserted—Another PCI target is able to complete the current data phase of a transaction.
Meaning Negated—A wait cycle from another target.
Timing Assertion/Negation—As specified by PCI Local Bus Specification Rev 2.3
Table 13-4, are memory-mapped on the CSB and accessed through
Table 13-5 does not list outbound address translation registers; these are
for more information.
Table 13-4. PCI Configuration Access Registers
Register
PCI Configuration Access Registers
Description
SeeChapter 12,
Access Reset
W 0x0000_0000
R/W 0x0000_0000
R 0x0000_0000
PCI Bus Interface
Table 13-5. They
Section 13.3.3, "PCI
Section/Page
13.3.1.1/13-13
13.3.1.2/13-14
13.3.1.3/13-15
13-11