Freescale Semiconductor MPC8313E PowerQUICC II Pro Family Reference Manual page 844

Enhanced Three-Speed Ethernet Controllers
Bits Name
12 AN Auto-negotiation ability. While read as set, this bit indicates that the PHY has the ability to perform
Ability auto-negotiation. While read as cleared, this bit indicates the PHY lacks the ability to perform
auto-negotiation. Returns 1 on read. This bit is read-only.
13 Link Link status. This bit is read-only and is cleared by default.
Status 0 A valid link is not established. This bit latches low allowing for software polling to detect a failure condition.
1 A valid link is established.
14 — Reserved, should be cleared.
15 Extend Extended capability. This bit indicates that the PHY contains the extended set of registers (those beyond
Ability control and status). Returns 1 on read. This bit is read-only.
15.5.4.3.3 AN Advertisement Register (ANA)
Figure 15-119 describes the definition for the ANA register.
Offset 0x04
0 1
R
Next
—
Page
W
Reset
Table 15-128 describes the fields of the ANA register.
Bits Name
0 Next Next page configuration. The local device sets this bit to either request next page transmission or advertise
Page next page exchange capability.
0 The local device wishes not to engage in next page exchange.
1 The local device has no next pages but wishes to allow reception of next pages. If the local device has no
next pages and the link partner wishes to send next pages, the local device shall send null message
codes and have the message page set to 0b000_0000_0001, as defined in annex 28C.
1 — Reserved. (Ignore on read)
2–3 Remote The local device's remote fault condition is encoded in bits 2 and 3 of the base page. Values are shown in
Fault the following table. The default value is 00. Indicate a fault by setting a non-zero remote fault encoding and
re-negotiating.
MPC8313E PowerQUICC™ II Pro Integrated Processor Family Reference Manual, Rev. 2
15-126
Table 15-127. SR Descriptions (continued)
2 3 4 6
Remote Fault —
Figure 15-119. AN Advertisement Register Definition
Table 15-128. ANA Field Descriptions
RF1 bit[3] RF2 bit[2]
0 0
0 1
1 0
1 1
Description
7 8 9
Half
Pause
Duplex Duplex
All zeros
Description
Description
No error, link OK
Offline
Link_Failure
Auto-Negotiation_Error
Access: Read/Write
10 11
Full
—
Freescale Semiconductor
15