Freescale Semiconductor MPC8313E PowerQUICC II Pro Family Reference Manual page 650

Security Engine (SEC) 2.2
14.1.4.2 Host-Controlled Access
All execution units (EUs) are memory-mapped, and can be used entirely through register read/write
access. The SEC operates as a slave, and the host must write the information typically provided through
the descriptor into the appropriate registers and FIFOs of the SEC. This method is more CPU intensive,
and requires a great deal of familiarity with SEC registers. It is recommended that host-controlled access
be used only for operations using a single EU, and for debug purposes.
For more information, refer to
14.2 Configuration of Internal Memory Space
Table 14-2 shows the base address map, while
in the execution units. The 18-bit SEC address bus value is shown. These address values are offsets from
IMMRBAR. See Section 5.2.4.1, "Internal Memory Map Registers Base Address Register (IMMRBAR),"
for more information.
Note that these tables show addresses of 64-bit words; the three least-significant address bits that are used
to select bytes within 64-bit words are not shown.
Address Offset
Module
(AD 17–0)
0x3_0000–0x3_0FFF
0x3_1000–0x3_10FF Controller Arbiter/controller control register space
0x3_1100–0x3_11FF Channel
0x3_2000–0x3_2FFF DEU
0x3_4000–0x3_4FFF AESU
0x3_6000–0x3_6FFF MDEU
Table 14-3 shows the system address map showing all functional registers.
Address Offset
(AD 17–0)
0x3_1008 IMR—Interrupt mask register
0x3_1010 ISR—Interrupt status register
0x3_1018 ICR—Interrupt clear register
0x3_1020 ID—Identification register
MPC8313E PowerQUICC™ II Pro Integrated Processor Family Reference Manual, Rev. 2
14-8
Section 14.6, "Controller."
Table 14-2. SEC Address Map
Description
— Reserved
Channel
DES/3DES execution unit
AES execution unit
Message digest execution unit
Table 14-3. SEC Address Map
Register
Table 14-3 provides the address map, including all registers
Type
Resource
control
Data control
EU
Controller
Reference
— —
Section 14.6, "Controller"
Section 14.5, "Channel"
Section 14.4.1, "Data Encryption
Standard Execution Unit (DEU)"
Section 14.4.3, "Advanced
Encryption Standard Execution
Unit (AESU)"
Section 14.4.2, "Message Digest
Execution Unit (MDEU)"
Access
Access Section/Page
By
R/W 14.6.4.2/14-68
R 14.6.4.3/14-70
W 14.6.4.4/14-71
R 14.6.4.5/14-73
Freescale Semiconductor