Download Print this page

Freescale Semiconductor MPC8313E PowerQUICC II Pro Family Reference Manual page 825

Integrated
Hide thumbs Also See for MPC8313E PowerQUICC II Pro:

Advertisement

15.5.3.7.1
Individual/Group Address Registers 0–7 (IGADDR n )
The IGADDRn registers are written by the user. Together these registers represent, depending on
RCTRL[GHTX], either the 256 entries of the individual address hash table, or the first 256 entries of the
extended group address hash table used in the address recognition process. The user can enable a hash
entry by setting the appropriate bit. A hash table hit occurs if the DA CRC-32 result points to an enabled
hash entry.
Figure 15-100
describes the definition for the IGADDRn register.
Offset eTSEC1:0x2_4800+4× n ; eTSEC2:0x2_5800+4× n
0
R
W
Reset
Table 15-105
describes the fields of the IGADDRn register.
Bits
Name
0–31 IGADDR n Represents the 32-bit value associated with the corresponding register. When RCTRL[GHTX] = 0,
IGADDR0 contains entries 0–31 of the 256-entry individual hash table and IGADDR7 represents entries
224–255. When RCTRL[GHTX] = 1, IGADDR0 contains entries 0–31 of the 512-entry extended group hash
table and IGADDR7 represents entries 224–255.
Group Address Registers 0–7 (GADDR n )
15.5.3.7.2
The GADDRn registers are written by the user. Together these registers represent, depending on
RCTRL[GHTX], either the 256 entries of the group address hash table, or the last 256 entries of the
extended group address hash table used in the address recognition process. The user can enable a hash
entry by setting the appropriate bit. A hash table hit occurs if the DA CRC result points to an enabled hash
entry.
Figure 15-101
describes the definition for the GADDRn register.
Offset eTSEC1:0x2_4880+ 4 × n ; eTSEC2:0x2_5880+ 4 × n
0
R
W
Reset
MPC8313E PowerQUICC™ II Pro Integrated Processor Family Reference Manual, Rev. 2
Freescale Semiconductor
IGADDR n
Figure 15-100. IGADDR n Register Definition
Table 15-104. IGADDR n Field Descriptions
GADDR n
Figure 15-101. GADDR n Register Definition
Enhanced Three-Speed Ethernet Controllers
All zeros
Description
All zeros
Access: Read/Write
31
Access: Read/Write
31
15-107

Advertisement

loading

This manual is also suitable for:

Mpc8313 powerquicc ii pro