Download Print this page

Freescale Semiconductor MPC8313E PowerQUICC II Pro Family Reference Manual page 267

Integrated
Hide thumbs Also See for MPC8313E PowerQUICC II Pro:

Advertisement

Bits
Name
13–14
ICLK
Input clock source for the timer.
00 Internally cascaded input. This selection means: For ICLK1, the timer 1 input is the output of timer 2. For
ICLK2, the timer 1 input is the output of timer 2, the timer 2 input is the output of timer 3, the timer 3 input
is the output of timer 4. For ICLK3, the timer 3 input is the output of timer 4. For ICLK4 this selection means
no input clock is provided to the timer.
01 Internal general system bus clock.
10 Internal slow go clock (divided by 16 system bus clock).
11 TIN n : corresponding TIN1, TIN2, TIN3, or TIN4 pin (falling edge).
15
GE
Gate enable
0 The TGATE n signal is ignored.
1 The TGATE n signal is used to control the timer.
5.7.5.3
Global Timers Reference Registers (GTRFR1–GTRFR4)
Global timers reference registers, shown in
containing the 16-bit reference values for each timer's timeout. The reference value is not reached until
GTCNRn[CNV] increments to the value in GTRFRn[TRV].
Offset
0x14(GTRFR1)
0x16(GTRFR2)
0
R
W
Reset
1
1
Figure 5-43. Global Timers Reference Registers (GTRFR1–GTRFR4)
Table 5-60
defines the bit fields of GTRFR.
Bits
Name
0–15
TRV
Timeout reference value.
16-bit timeout reference value for the corresponding timer. Set to all ones by reset.
5.7.5.4
Global Timers Capture Registers (GTCPR1–GTCPR4)
Global timers capture registers (GTCPR1, GTCPR2, GTCPR3, and GTCPR4), shown in
used to latch the value of the counters according to GTMDRn[CE].
Offset
0x18(GTCPR1)
0x1A(GTCPR2)
0
R
W
Reset
Figure 5-44. Global Timers Capture Registers (GTCPR1–GTCPR4)
MPC8313E PowerQUICC™ II Pro Integrated Processor Family Reference Manual, Rev. 2
Freescale Semiconductor
Table 5-59. GTMDR Bit Settings (continued)
Figure
0x24(GTRFR3)
0x26(GTRFR4)
1
1
1
1
Table 5-60. GTRFR Bit Settings
0x28(GTCPR3)
0x2A(GTCPR4)
Description
5-43, are 16-bit memory-mapped, read/write registers
TRV
1
1
1
1
Description
LCV
All zeros
System Configuration
Access: Read/Write
1
1
1
1
Figure
Access: Read only
15
1
1
5-44, are
15
5-59

Advertisement

loading

This manual is also suitable for:

Mpc8313 powerquicc ii pro