Texas Instruments OMAP5912 Reference Manual page 573

Multimedia processor device overview and architecture
Hide thumbs Also See for OMAP5912:
Table of Contents

Advertisement

Table 19. Clock Control Register (CLOCK_CTRL_REG) (Continued)
Bit
Name
3
TI_RESERVED_EN
2
SDW_MCLK_INV
1
COM_MCLK_INV
0
MODEM_32K_EN
Table 20. Software Request Register (SOFT_REQ_REG)
Bit
Name
15
SOFT_CLOCK2_DPLL_REQ
14
SOFT_CLOCK1_DPLL_REQ
13
SOFT_MMC2_DPLL_REQ
12
SOFT_MMC_DPLL_REQ
11
SOFT_UART3_DPLL_REQ
10
SOFT_UART2_DPLL_REQ
9
SOFT_UART1_DPLL_REQ
SPRU753A
Base Address = 0xFFFE 0800, Offset = 0x30
Function
0: Disable clock on SYS_CLK_OUT output.
1: Enable.
0: BLUETOOTH_CLK is low when inactive.
1: CLK is high when inactive
0: Modem clock is low when inactive.
1: CLK is high when inactive.
0: Disable sleep clock on UART (force to 1).
1: Enable sleep clock on UART.
Base Address = 0xFFFE 0800, Offset = 0x34
Function
PLL software request reserved for future use
1: Request active
0: Request inactive
PLL software request reserved for future use.
1: Request active
0: Request inactive
ULPD_PLL clock request for MMC2.
1: Active
0: Inactive
Software ULPD_PLL req for MMC
1: Request active
0: Request inactive
Software UART3 ULPD_PLL request.
1: Request active
0: Request inactive
Software UART2 ULPD_PLL request.
1: Request active
0: Request inactive
Software UART1 ULPD_PLL request.
1: Request active
0: Request inactive
Ultralow-Power Device
R/W
R/W
R/W
R/W
R/W
R/W
Reset
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Power Management
Reset
0x0
0x0
0x0
0x0
0X0
0x0
0x0
0x0
0x0
0x0
0x0
55

Advertisement

Table of Contents
loading

Table of Contents