Texas Instruments OMAP5912 Reference Manual page 775

Multimedia processor device overview and architecture
Hide thumbs Also See for OMAP5912:
Table of Contents

Advertisement

Table 107. DMA Controller Configuration Registers (Continued)
Register
DMA_CSEI1
DMA_CSAC1
DMA_CDAC1
DMA_CDEI1
DMA_CDFI1
DMA_CSDP2
DMA_CCR2
DMA_CICR2
DMA_CSR2
DMA_CSSA_L2
DMA_CSSA_U2
DMA_CDSA_L2
DMA_CDSA_U2
DMA_CEN2
DMA_CFN2
DMA_CSFI2
DMA_CSEI2
DMA_CSAC2
DMA_CDAC2
DMA_CDEI2
DMA_CDFI2
DMA_CSDP3
DMA_CCR3
SPRU755B
Description
Channel 1 (Continued)
Channel 1 source element index
Channel 1 source address counter
Channel 1 destination address counter
Channel 1 destination element index
Channel 1 destination frame index
Channel 2
Channel 2 source destination parameters
Channel 2 control
Channel 2 interrupt control
Channel 2 status
Channel 2 source start address, lower bits
Channel 2 source start address, upper bits
Channel 2 destination start address, lower bits
Channel 2 destination start address, upper bits
Channel 2 element number
Channel 2 frame number
Channel 2 frame index
Channel 2 element index
Channel 2 source address counter
Channel 2 destination address counter
Channel 2 destination element index
Channel 2 destination frame index
Channel 3
Channel 3 source destination parameters
Channel 3 control
Direct Memory Access (DMA) Support
DSP DMA
Word Address
0C2Bh
0C2Ch
0C2Dh
0C2Eh
0C2Fh
0C40h
0C41h
0C42h
0C43h
0C44h
0C45h
0C46h
0C47h
0C48h
0C49h
0C4Ah
0C4Bh
0C4Ch
0C4Dh
0C4Eh
0C4Fh
0C60h
0C61h
151

Advertisement

Table of Contents
loading

Table of Contents