Texas Instruments OMAP5912 Reference Manual page 743

Multimedia processor device overview and architecture
Hide thumbs Also See for OMAP5912:
Table of Contents

Advertisement

Table 89. DMA LCD Source Element Index B2 Register (DMA_LCD_SRC_EI_B2)
Bit
Name
15:0
Table 90. DMA LCD Source Frame Index B2 Register L (DMA_LCD_SRC_FI_B2_L)
Bit
Name
15:0
Table 91. DMA LCD Source Frame Index B2 Register U (DMA_LCD_SRC_FI_B2_U)
Bit
Name
15:0
Table 92. DMA LCD Source Element Number B1 Register (DMA_LCD_SRC_EN_B1)
Bit
Name
15:0
SPRU755B
LCD channel source frameindex for block 1
-
These registers contain the channel source frame index for video RAM
buffer 1, expressed as a signed value in bytes, which is used to compute
addresses when double-indexed addressing mode is used.
Base Address = 0xFFFE E300, Offset Address = 0xDC
Function
LCD source element index for block 2
LCD channel source element index for block 2
-
Contains the channel source element index for LCD video RAM buffer 2,
expressed as signed value in bytes, which is used to compute the ad-
dresses when single or double-indexed addressing mode is used.
Base Address = 0xFFFE E300, Offset Address = 0xDE
Function
LCD source frame index for block 2 L
Base Address = 0xFFFE E300, Offset Address = 0xF6
Function
LCD source frame index for block 2 U
LCD channel source frame index for block 2
-
Contains the channel source frame index for video RAM buffer 2, ex-
pressed as signed value in bytes, which is used to compute addresses
when double-indexed addressing mode is used.
Base Address = 0xFFFE E300, Offset Address = 0xE0
Function
LCD channel source element number for block 1
LCD channel source element number for block 1
-
Number of elements within a frame (unsigned) for the video RAM buffer 1.
The maximum element number is 65535.
Direct Memory Access (DMA) Support
System DMA
R/W
Reset
R/W
ND
R/W
Reset
R/W
ND
R/W
Reset
R/W
ND
R/W
Reset
R/W
ND
119

Advertisement

Table of Contents
loading

Table of Contents