Texas Instruments OMAP5912 Reference Manual page 1029

Multimedia processor device overview and architecture
Hide thumbs Also See for OMAP5912:
Table of Contents

Advertisement

OMAP3.2 Operating System Timer
Table 18. DSP OS Timer Registers
Name
DSP_CNTL_TIMER
DSP_LOAD_TIMER_LO
DSP_LOAD_TIMER_HI
DSP_READ_TIMER_LO
DSP_READ_TIMER_HI
Table 19. DSP Control Timer Register (DSP_CNTL_TIMER)
Base Address = 0xE100 5000, 0xE100 5800, 0xE100 6000, Offset = 0x00
Bit
Name
15:7
RESERVED
6
FREE
5
CLOCK_ENABLE
4:2
PTV
26
Timers
Base Address = 0xE100 5000, 0xE100 5800, 0xE100 6000
Description
DSP control timer
DSP load timer value, 1/2 LSW
DSP load timer value, 1/2 MSW
DSP read timer value, 1/2 LSW
DSP read timer value, 1/2 MSW
Function
Specifies what action the timer takes upon receiving a
suspend indication from the TIPB bridge. (For
example, suspend is indicated if processor execution
has been suspended at an emulation breakpoint.)
0: Stop counting on suspend indication (even when
ST=1).
1: A suspend indication has no effect on the count.
Enables input reference clock to the DSP OS timer
module
0: Disable
1: Enable
Prescale timer input reference clock
000: Divide input reference clock by 2
001: Divide input reference clock by 4
010: Divide input reference clock by 8
011: Divide input reference clock by
59120: Divide input reference clock by 32
101: Divide input reference clock by 64
110: Divide input reference clock by 128
111: Divide input reference clock by 256
R/W
Offset
R/W
0x00
W
0x04
W
0x06
R
0x08
R
0x0A
R/W
Reset
0x000
R/W
0
R/W
0
R/W
000
SPRU759B

Advertisement

Table of Contents
loading

Table of Contents