Texas Instruments OMAP5912 Reference Manual page 777

Multimedia processor device overview and architecture
Hide thumbs Also See for OMAP5912:
Table of Contents

Advertisement

Table 107. DMA Controller Configuration Registers (Continued)
Register
DMA_CSFI4
DMA_CSEI4
DMA_CSAC4
DMA_CDAC4
DMA_CDEI4
DMA_CDFI4
DMA_CSDP5
DMA_CCR5
DMA_CICR5
DMA_CSR5
DMA_CSSA_L5
DMA_CSSA_U5
DMA_CDSA_L5
DMA_CDSA_U5
DMA_CEN5
DMA_CFN5
DMA_CSFI5
DMA_CSEI5
DMA_CSAC5
DMA_CDAC5
DMA_CDEI5
DMA_CDFI5
SPRU755B
Description
Channel 4 (Continued)
Channel 4 source frame index
Channel 4 source element index
Channel 4 source address counter
Channel 4 destination address counter
Channel 4 destination element index
Channel 4 destination frame index
Channel 5
Channel 5 source destination parameters
Channel 5 control
Channel 5 interrupt control
Channel 5 status
Channel 5 source start address, lower bits
Channel 5 source start address, upper bits
Channel 5 destination start address, lower bits
Channel 5 destination start address, upper bits
Channel 5 element number
Channel 5 frame number
Channel 5 frame index
Channel 5 element index
Channel 5 source address counter
Channel 5 destination address counter
Channel 5 destination element index
Channel 5 destination frame index
Direct Memory Access (DMA) Support
DSP DMA
Word Address
0C8Ah
0C8Bh
0C8Ch
0C8Dh
0C8Eh
0C8Fh
0CA0h
0CA1h
0CA2h
0CA3h
0CA4h
0CA5h
0CA6h
0CA7h
0CA8h
0CA9h
0CAAh
0CABh
0CACh
0CADh
0CAEh
0CAFh
153

Advertisement

Table of Contents
loading

Table of Contents