OMAP5912 Clock Architecture
Figure 15.
ULPD Clocking Overview
ULPD
CAM.CLKOUT
System clock
48 MHz (UART1)
48 MHz (UART2)
48 MHz (UART3)
48 MHz (USB OTG)
12/13-19.2 MHz
ARMXOR_CK
(to APLL)
Clock (Camera I/F)
EXT_48M
MCLK
ULPD_PLL_CLK
BCLK
32-kHz clock
SYS_CLK_OUT
12 MHz/ 32 kHz
32 kHz (gated)
USB.CLKO
48 MHz (APLL)
System Clock
48 MHz (MMCSDIO1)
48 MHz (MMCSDIO2)
System Clock (FAC)
12/13-19.2 MHz
(gated/to OMAP3.2)
SPRU751A
Clocks
41