Texas Instruments OMAP5912 Reference Manual page 504

Multimedia processor device overview and architecture
Hide thumbs Also See for OMAP5912:
Table of Contents

Advertisement

Table 50. Configuration Status Register (CONF_STATUS)
Bit
Name
31:6
UNUSED
5:4
CONF_DEVICE_TYPE_R
3
CONF_STATUS[3]
2
CONF_EMIFS_MUX_STAT
_R
SPRU752B
Base Address = 0xFFFE 1000, Offset Address = 0x130
Function
These bits are not implemented.
Contains the status of the eFuses that
determine the type of device.
00: Production (normal) device
01: Bad device
10: Emulator device
11: Test device
Contains the status of GPIO1 input pin. Value
is latched on the rising edge of
PWRON_RESET.
For internal boot, software configures the
external chip-select after reading this bit.
For external boot, the external chip-select
configuration is forced after reading this bit.
0: Nonaddress/data multiplexed
1: Address/data multiplexed
This bit contains information about EMIFS
protocol at boot.
0: Nonaddress/data multiplexed
1: Address/data multiplexed
Reset value for this signal depends on GPIO1,
MPU_BOOT, and EFUSE_DEVICE_TYPE
signals.
Configuration
R/W
Reset
R
N/A
R
N/A
R
N/A
R
N/A
Initialization
87

Advertisement

Table of Contents
loading

Table of Contents