Texas Instruments OMAP5912 Reference Manual page 776

Multimedia processor device overview and architecture
Hide thumbs Also See for OMAP5912:
Table of Contents

Advertisement

DSP DMA
Table 107. DMA Controller Configuration Registers (Continued)
Register
DMA_CICR3
DMA_CSR3
DMA_CSSA_L3
DMA_CSSA_U3
DMA_CDSA_L3
DMA_CDSA_U3
DMA_CEN3
DMA_CFN3
DMA_CSFI3
DMA_CSEI3
DMA_CSAC3
DMA_CDAC3
DMA_CDEI3
DMA_CDFI3
DMA_CSDP4
DMA_CCR4
DMA_CICR4
DMA_CSR4
DMA_CSSA_L4
DMA_CSSA_U4
DMA_CDSA_L4
DMA_CDSA_U4
DMA_CEN4
DMA_CFN4
152
Direct Memory Access (DMA) Support
Description
Channel 3 (Continued)
Channel 3 interrupt control
Channel 3 status
Channel 3 source start address, lower bits
Channel 3 source start address, upper bits
Channel 3 destination start address, lower bits
Channel 3 destination start address, upper bits
Channel 3 element number
Channel 3 frame number
Channel 3 source frame index
Channel 3 source element index
Channel 3 source address counter
Channel 3 destination address counter
Channel 3 destination element index
Channel 3 destination frame index
Channel 4
Channel 4 source destination parameters
Channel 4 control
Channel 4 interrupt control
Channel 4 status
Channel 4 source start address, lower bits
Channel 4 source start address, upper bits
Channel 4 destination start address, lower bits
Channel 4 destination start address, upper bits
Channel 4 element number
Channel 4 frame number
Word Address
0C62h
0C63h
0C64h
0C65h
0C66h
0C67h
0C68h
0C69h
0C6Ah
0C6Bh
0C6Ch
0C6Dh
0C6Eh
0C6Fh
0C80h
0C81h
0C82h
0C83h
0C84h
0C85h
0C86h
0C87h
0C88h
0C89h
SPRU755B

Advertisement

Table of Contents
loading

Table of Contents