Texas Instruments OMAP5912 Reference Manual page 479

Multimedia processor device overview and architecture
Hide thumbs Also See for OMAP5912:
Table of Contents

Advertisement

Configuration
Table 32. Voltage Control 0 Register (VOLTAGE_CTRL_0) (Continued)
Bit
Name
2
CONF_VOLTAGE_
COMIF_R
1
CONF_VOLTAGE_
SDRAM_R
0
CONF_VOLTAGE_
FLASH_R
For EMIFS and EMIFF 3.0-V and 3.3-V operation, use the 2.75V setting.
Note: For a description of 1.8-V and 2.75-V nominal voltage ranges, see the Data Manual (SPRS231).
62
Initialization
Base Address = 0xFFFE 1000, Offset Address = 0x60
Function
This bit controls the drive strength of the
DVDD3 communication processor interface
voltage domain. The bit controls the low/high
voltage mode. The voltage range is defined in
the SPRS231 document.
0: Low-voltage mode drive strength of nominal
(nominal 1.80-V range).
1: Interface in high-voltage mode drive strength
(nominal 2.75-V range).
This bit controls the drive strength of the
DVDD4 SDRAM interface voltage domain. The
bit controls the low/high voltage mode. The
voltage range supported is defined in the
SPRS231 document.
0: Low-voltage mode drive strength of nominal
(nominal 1.80-V range).
1: Interface in high-voltage mode drive strength
(nominal 2.75-V range)
This bit controls the drive strength of the
DVDD5 flash interface voltage domain. The bit
controls the low/high voltage mode. The voltage
range supported is defined in the SPRS231
document.
0: Low-voltage mode drive strength of nominal
(nominal 1.80-V range).
1: Interface in high-voltage mode drive strength
(nominal 2.75-V range)
This register controls the low- or high-voltage mode for each I/O power supply
domain. Low-voltage mode is defined as 1.8-V range, and high-voltage mode
is defined as 2.75-V range. The exact I/O voltage ranges supported by the
interfaces of the device are specified in the Data Manual (SPRS231). After
reset, the device interfaces are configured in low-voltage mode, and the
software must adjust the programming of this register to match the actual
voltages applied to each I/O power supply domain. The effect of applying 2.75
V while the interface is in low-voltage mode, for example, is simply that it is
faster and more powerful than is usually required.
.
.
R/W
Reset
R/W
0x0
R/W
0x0
R/W
0x0
SPRU752B

Advertisement

Table of Contents
loading

Table of Contents