Texas Instruments OMAP5912 Reference Manual page 785

Multimedia processor device overview and architecture
Hide thumbs Also See for OMAP5912:
Table of Contents

Advertisement

Table 112. Channel Control Registers (DMA_CCR0...DMA_CCR5) (Continued)
Bit
Name
11
END_PROG
10
NC
SPRU755B
Function
End of programming bit.
Each DMA channel has two sets of
registers: configuration registers and working
registers. When block transfers occur repeatedly
because of autoinitialization (AUTO_INIT = 1),
change the context for the next DMA transfer by
writing to the configuration registers during the
current block transfer. At the end of the current
transfer, the contents of the configuration registers
are copied into the working registers and the DMA
controller begins the next transfer using the new
context. For proper autoinitialization, the CPU must
finish programming the configuration registers
before the DMA controller copies their contents. To
ensure that autoinitialization waits for the CPU,
follow this procedure:
1)
Make autoinitialization wait for END_PROG = 1
by clearing the repeat bit (REPEAT = 0).
2)
Clear END_PROG (END_PROG = 0) to indi-
cate that programming of the configuration reg-
isters is in progress.
3)
Program the configuration registers.
4)
Set END_PROG (END_PROG = 1) to indicate
the end of programming.
0: When DMA channel is in autoinitialization mode
and REPEAT bit is 0, DMA does not reinitialize the
channel until END_PROG bit is set to 1.
1: When DMA channel is in autoinitialization mode
and END_PROG = 1, the DMA reinitializes after
the current DMA channel transfer completes.
Direct Memory Access (DMA) Support
DSP DMA
Type
Reset
0
RW
161

Advertisement

Table of Contents
loading

Table of Contents