Table of Contents
Advertisement
Traffic Controller
Table 32. EMIFF SDRAM Register Memory/Data Bus Size
SDRAM address multiplexing with respect to system 32−bit address
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
10 9
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
12 11 10 9
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
12 11 10 9
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
11 10 9
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
11 10 9
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
11 10 9
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
11 10 9
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
12 11 10 9
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
12 11 10 9
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
12 11 10 9
8
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
12 11 10 9
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
13 12 11 10 9
=
Column Address
=
Row Address
=
Bank Address
=
Byte enable
108
OMAP3.2 Subsystem
8
8
7
6 5
4
3
2
1
0
8
7
8
10 9
8
7 6
5
4
3
2
1
0
7
8
8
7
6 5
4
3
2
1
0
8
7
8
8
7 6
5
4
3
2
1
0
7
8
8
7
6 5
4
3
2
1
0
8
7
8
8
7 6
5
4
3
2
1
0
7
8
8
7
6
5 4
3
2
1
0
9
8
7
8
8
7
6 5
4
3
2
1
0
8
7
8
8
7
6
5 4
3
2
1
0
9
8
7
8
8
7
6 5
4
3
2
1
0
8
7
8
7
6
5
4 3
2
1
0 11 9
8
7
8
8
7
6
5 4
3
2
1
0
9
8
7
8
8
7
6
5 4
3
2
1
0
9
8
7
SDRAM Type
Size/Org./Bank
7
6
5 4
3
2
1
0
16M x 8 x 2b
6
5
4 3
2
1
0
7
6
5 4
3
2
1
0
16M x 16 x 2b
6
5
4 3
2
1
0
7
6
5 4
3
2
1
0
64M x 8 x 2b
6
5
4 3
2
1
0
7
6
5 4
3
2
1
0
64M x 16 x 2b
6
5
4 3
2
1
0
7
6
5 4
3
2
1
0
64M x 8 x 4b
6
5
4 3
2
1
0
7
6
5 4
3
2
1
0
64M x 16 x 4b
6
5
4 3
2
1
0
7
6
5 4
3
2
1
0
128M x 8 x 4b
6
5
4 3
2
1
0
7
6
5 4
3
2
1
0
128M x 16 x 4b
6
5
4 3
2
1
0
7
6
5 4
3
2
1
0
256M x 8 x 4b
6
5
4 3
2
1
0
7
6
5 4
3
2
1
0
256M x 16 x 4b
6
5
4 3
2
1
0
7
6
5 4
3
2
1
0
512M x 8 x 4b
6
5
4 3
2
1
0
7
6
5 4
3
2
1
0
512M x 16 x 4b
6
5
4 3
2
1
0
7
6
5 4
3
2
1
0
1G x 16 x 4b
6
5
4 3
2
1
0
Number
EMIFF config
Memory
of
register
space size
devices
[29:28][7:4]
2
000000
4 Mbytes
1
000010
2 Mbytes
2
000100
16 Mbytes
1
000110
8 Mbytes
2
000101
16 Mbytes
1
000111
8 Mbytes
2
001001
32 Mbytes
1
001011
16 Mbytes
2
001101
64 Mbytes
1
001111
32 Mbytes
2
010000
128 Mbytes
1
001101
64 Mbytes
1
100000
128 Mbytes
SPRU749A
Advertisement
Chapters
Table of Contents
