Analog Devices ADSP-21261 SHARC Hardware Reference Manual page 838

Hide thumbs Also See for ADSP-21261 SHARC:
Table of Contents

Advertisement

Index
SPI
features,
10-1
finished See SPIF bit
functional description,
interconnection,
10-6
interface signals,
10-3
interrupt,
10-47
interrupts, 10-24,
10-32
in the slave mode,
10-10
master mode, 10-9,
10-43
master mode operation, configuring for,
10-43
mode-fault error See MME bit
multimaster error See SPIMME bit
multimaster mode,
10-11
open drain output enable See OPD pin
operation, master mode,
operation, slave mode,
operations,
10-43
port control See SPICTL register
receive buffer See RXSPI register
receive control See SPICTL register
receive data (RXSPI) buffer,
registers,
A-92
registers, listed,
A-63
send zero See SENDZ bit
send zero (SENDZ) bit,
sixteen-bit word lengths,
slave mode, 10-10, 10-44,
SPIDS pin, 10-44,
10-47
switching from receive to transmit mode,
10-50,
10-52
system, configuring and enabling bits,
10-46
system configuring and enabling,
thirty-two bit word lengths,
transmission error status See SPISTAT
register
transmit and receive operation data,
10-37
I-28
(continued)
10-2
10-45
10-48
10-43
10-44
10-30
10-45
A-96
10-31
ADSP-2126x SHARC Processor Hardware Reference
SPI
transmit buffer See TXSPI register
transmit data buffer See TXSPI register
transmit underrun error (SPIUNF) bit,
10-53,
10-54
TXFLSH (flush transmit buffer) bit,
10-51
SPIBAUD, SPICTL, SPIFLG, and
SPISTAT registers,
SPI baud rate See SPIBAUD register
SPI Baud Rate (SPIBAUD) register, 10-34,
A-102
SPIBAUD register, 10-4, 10-34, 10-35,
A-102
SPIBAUD register bits,
SPI bits
chained DMA enable (SPICHEN_A and
SPICHEN_B),
10-46
device select enable (DSxEN),
flush receive buffer (RXFLSH), 10-51,
10-53
get more data (GM),
receive overflow error (SPIOVF), 10-53,
10-54
SENDZ (send zeros) bit,
SPICHEN_A and SPICHEN_B bit,
10-14,
10-18
SPICHEN_A and SPICHEN_B (SPI
DMA chaining enable) bits, 10-46,
10-48
SPICHEN bit, 9-56, A-77,
SPICHS bit,
A-106
SPICLK
clock signal, 10-2,
10-4
signal, generated by the master,
timing,
10-5
SPI clock See SCKx pins, SPICLK signal
SPI Control (SPICTL) register,
SPICTL register, 7-24, A-94, A-96,
SPIDEN bit, 7-30,
A-105
(continued)
10-34
10-35
10-45
10-44
10-44
A-105
10-26
A-96
A-100

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ADSP-21261 SHARC and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

Adsp-21262 sharcAdsp-21266 sharcAdsp-21267 sharc

Table of Contents