Analog Devices ADSP-21261 SHARC Hardware Reference Manual page 814

Hide thumbs Also See for ADSP-21261 SHARC:
Table of Contents

Advertisement

Index
CAFRZ (cache freeze) bit, 3-8,
calculating starting address (32-bit
addresses),
5-17
CALL instructions,
3-11
capacitors
bypass,
15-17
decoupling capacitors,
CBUFEN (circular bufferenable) bit, 4-4,
4-5,
4-14
CBxI (circular buffer x overflow interrupt)
bit,
A-29
CBxS (circular buffer x overflow) bit,
chained DMA
chain pointer (CPSPI) registers, SPI,
10-46,
10-48
SPI chained DMA enable (SPICHEN)
bit,
10-48
chained DMA enable
See SCHEN_A and SCHEN_B bit,
serial port
See SPICHEN_A and SPICHEN_B bit,
serial port
chained DMA sequences,
chain insertion mode,
7-17
chain pointer (CP) register,
chain pointer registers See CPSPx and
CPSPI registers
change clock polarity,
10-20
changing SPI configuration,
channel number, encoded,
channel selection registers,
circular buffer addressing, 1-7, 4-4, 4-5,
4-12, A-7, A-10,
G-2
enable (CBUFEN) bit,
registers,
4-16
setup,
4-13
wrap around,
4-15
circular buffer addressing enable
(CBUFEN) bit, 4-4, 4-5,
I-4
A-9
15-17
A-19
7-10
7-10
10-20
11-18
9-30
A-7
4-14
ADSP-2126x SHARC Processor Hardware Reference
circular buffering, length and base registers,
A-38
circular buffer wrap,
4-15
circular buffer x overflow interrupt (CBxI),
A-29
CKRE bit,
9-55
clear, bit,
2-30
clip function,
2-17
CLKDIV bit,
A-86
CLKDIV bit field,
9-63
clock
generated by the PCG,
output,
13-3
signal options, 9-11,
clock input (CLKIN) pin,
clock input See CLKIN pin
clock routing control registers (Group A),
A-114
Clock Routing Control (SRU_CLKx)
registers,
A-114
Clocks and system clocking
CLKIN pin, 6-2, 15-4,
clock cycles and program flow,
clock distribution,
15-16
clock input See CLKIN pin
jitter,
15-15
clocks and system clocking
CKRE bit,
A-77
CLKDIV bit,
A-86
CLKPL bit,
A-99
clock and frame sync frequencies
See DIVx registers
clock and frame sync frequencies (DIV),
9-62
clock divisor See CLKDIV bits
clocking edge selection,
clock polarity See CLKPL bit
clock rising edge select,
See CKRE bit
SPI clock rate,
10-4
13-2
9-33
6-2
15-7
3-4
11-11
9-55

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ADSP-21261 SHARC and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

Adsp-21262 sharcAdsp-21266 sharcAdsp-21267 sharc

Table of Contents