Analog Devices ADSP-21261 SHARC Hardware Reference Manual page 272

Hide thumbs Also See for ADSP-21261 SHARC:
Table of Contents

Advertisement

Internal Memory Access Listings
ANY BLOCK
...
...
...
WORD Y3
WORD Y2
WORD Y1
EXTENDED PRECISION NORMAL
63-48
PM DATA
WORD Y0
BUS
PEX REGISTERS
RB
39-24
23-8
7-0
PEY REGISTERS
SB
39-24
23-8
7-0
RX = DM(LONG WORD X0 ADDRESS), RA = PM(EP NORMAL WORD Y0 ADDRESS);
OTHER INSTRUCTIONS WITH SIMILAR DATA FLOWS FOR SIMD, MIXED WORD,
Figure 5-32. Mixed-Word Width Addressing of Dual-Data in SIMD
Mode
5-68
MEMORY
...
...
...
...
...
...
...
...
...
WORD Y2
WORD Y1
WORD Y0
WORD ACCESS
47-32
31-16
15-0
0X00
0X0000
RA
39-24
23-8
7-0
WORD Y0
SA
39-24
23-8
7-0
THIS EXAMPLE SHOWS THE DATA FLOW FOR INSTRUCTION:
DUAL-DATA TRANSFERS ARE:
DREG = PM(ADDRESS),
PM(ADDRESS) = DREG,
ADSP-2126x SHARC Processor Hardware Reference
ANY OTHER BLOCK
...
...
...
...
...
...
WORD X2
WORD X1
WORD X0
LONG WORD ACCESS
63-48
47-32
DM DATA
WORD X0
BUS
RY
39-24
23-8
7-0
0X00
WORD X0, 63-32
SY
39-24
23-8
7-0
DREG = DM(ADDRESS);
DM(ADDRESS) = DREG;
...
...
...
...
...
...
31-16
15-0
RX
39-24
23-8
7-0
WORD X0, 31-0
0X00
SX
39-24
23-8
7-0

Advertisement

Table of Contents
loading

This manual is also suitable for:

Adsp-21262 sharcAdsp-21266 sharcAdsp-21267 sharc

Table of Contents