Analog Devices ADSP-21261 SHARC Hardware Reference Manual page 824

Hide thumbs Also See for ADSP-21261 SHARC:
Table of Contents

Advertisement

Index
instruction
ADD, 2-17,
2-44
(bit),
3-63
BIT CLR,
2-30
bit-reverse,
4-8
instruction address breakpoint hit
(STATIx) bit, A-56, A-57,
instruction cache, 1-8,
instruction dispatch/decode See program
sequencer
instruction pipeline,
3-2
instruction register,
6-6
instructions
AVE, 2-17,
2-44
conditional, 2-16, 2-49,
decrement,
2-17
FDEP,
2-33
multiplier, 2-23,
2-28
instruction set
changes,
1-17
enhancements,
1-17
instruction word
data access,
5-25
storage,
5-2
integer
data,
2-15
input(s),
2-30
results, 2-9,
2-24
INTEN bit, 10-33,
A-105
interconnections, master-slave,
interface to core or internal DMA via RXPP
register,
8-6
interleaved data,
G-6
interleaving data,
5-30
internal buses,
1-9
internal clock select (ICLK),
internal frame sync select See IFS bit
internal interrupt vector table (IIVT) bit,
5-18,
5-27
internal interrupt vector table See IIVT bit
I-14
A-60
3-5
2-52
10-4
9-54
ADSP-2126x SHARC Processor Hardware Reference
internal I/O bus arbitration (request &
grant),
7-18
internal memory, 5-2, 5-10, 5-29,
data width (IMDWx) bits, 5-8, 5-19,
5-22
DMA count See CSPx registers
DMA index, 7-24,
A-90
DMA index See IDP_DMA_Ix (Index)
registers
DMA index See IISPx registers
DMA modifier See IDP_DMA_Mx
(Modifier) registers
DMA modifier See IMSPx registers
internal serial clock
See ICLK bit
setting,
9-15
internal transmit frame sync See IFS bit
internal vs. external frame syncs,
INTERR bit, 10-33,
A-105
interrupt and timer pins,
interrupt controller,
3-61
interrupt controller, DAI,
interrupt-driven accesses,
interrupt-driven I/O,
7-3
interrupt-driven transfers,
starting,
11-16
interrupting IDLE,
3-61
interrupt input See IRQ2-0 pins
interrupt input x interrupt (IRQxI) bit,
A-28
interrupt latch (IRPTL) register, 3-11,
A-25
interrupt latch/mask (LIRPTL) registers,
3-54, 3-55, 3-64,
interrupt latch/mask See LIRPTL registers
interrupt latch See IRPTL register
interrupt latency,
3-50
delayed branch,
3-52
single-cycle instruction,
writes to IRPTL,
3-50
G-6
9-35
15-12
12-26
8-22
11-16
A-30
3-50

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ADSP-21261 SHARC and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

This manual is also suitable for:

Adsp-21262 sharcAdsp-21266 sharcAdsp-21267 sharc

Table of Contents