Analog Devices ADSP-21261 SHARC Hardware Reference Manual page 347

Hide thumbs Also See for ADSP-21261 SHARC:

Table of Contents

/* initiate PP DMA*/

/*Enable Parallel Port and PP DMA in same cycle*/

ustat4 = dm(PPCTL);

bit set ustat4 PPDEN|PPEN;

dm(PPCTL) = ustat4;

_main.end: jump(pc,0);

Listing 8-2. Parallel Port Status Driven Core Transfer

/* Register Definitions */

#define PPCTL

#define TXPP

#define RXPP

#define EIPP

#define EMPP

#define ECPP

/* Register Bit Definitions */

#define PPEN

#define PPDUR20

#define PPBHC

#define PPTRAN

#define PPBS

/* Source Buffer */

.section/dm seg_dmda;

.var source[8] = 0x11111111,

ADSP-2126x SHARC Processor Hardware Reference

Parallel Port

Need help?

Do you have a question about the ADSP-21261 SHARC and is the answer not in the manual?