Analog Devices ADSP-21261 SHARC Hardware Reference Manual page 276

Hide thumbs Also See for ADSP-21261 SHARC:
Table of Contents

Advertisement

Internal Memory Access Listings
ANY BLOCK
...
...
...
...
...
...
WORD Y5
WORD Y3
WORD Y1
NORMAL WORD ACCESS
63-48
47-32
PM DATA
0X0000
0X0000
BUS
RX = DM(NORMAL WORD X0 ADDRESS), RA = PM(NORMAL WORD Y0 ADDRESS);
OTHER INSTRUCTIONS WITH SIMILAR DATA FLOWS FOR BROADCAST, NORMAL WORD, DUAL-DATA TRANSFERS ARE:
DREG = PM(NORMAL WORD ADDRESS),
Figure 5-36. Normal Word Addressing of Dual-Data in Broadcast Load
5-72
MEMORY
...
...
...
...
...
...
WORD Y4
WORD Y2
WORD Y0
31-16
15-0
WORD Y0
RA
39-24
23-8
7-0
WORD Y0
0X00
SY
39-24
23-8
7-0
WORD Y0
0X00
THIS EXAMPLE SHOWS THE DATA FLOW FOR INSTRUCTION:
ADSP-2126x SHARC Processor Hardware Reference
ANY OTHER BLOCK
...
...
...
...
...
...
WORD X5
WORD X3
WORD X1
NORMAL WORD ACCESS
63-48
47-32
DM DATA
0X0000
0X0000
BUS
DREG = DM(NORMAL WORD ADDRESS);
...
...
...
...
...
...
WORD X4
WORD X2
WORD X0
31-16
15-0
WORD X0
RX
39-24
23-8
7-0
WORD X0
0X00
SX
39-24
23-8
7-0
WORD X0
0X00

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ADSP-21261 SHARC and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

Adsp-21262 sharcAdsp-21266 sharcAdsp-21267 sharc

Table of Contents