Analog Devices ADSP-21261 SHARC Hardware Reference Manual page 422

Hide thumbs Also See for ADSP-21261 SHARC:

Table of Contents

Moving Data Between SPORTS and Internal Memory

Table 9-10. SPORT DMA Parameter Registers Addresses (Cont'd)

Reserved (0x850 to 0x85F)

When programming a serial port channel (either A or B) as a transmitter,

only the corresponding

while the receive buffers (

when the SPORT channel A and B is programmed as a receiver, only the

corresponding

When performing core-driven transfers, write to the buffer designated by

bit setting in the

the serial port logic performs the data transfer from internal memory

to/from the appropriate buffer depending on the

inactive SPORT data buffers are read or written to by core while the port

is being enabled, the core will hang. For example, if a SPORT is pro-

grammed to be a transmitter, while at the same time the core reads from

the receive buffer of the same SPORT, the core hangs just as it would if it

ADSP-2126x SHARC Processor Hardware Reference

SPORT Buffer

RXSP4A or TXSP4A

RXSP4B or TXSP4B

RXSP5A or TXSP5A

RXSP5B or TXSP5B

SPORT buffer becomes active,

) remain inactive. Similarly,

SPORT buffer is activated.

bit setting. If the

Need help?

Do you have a question about the ADSP-21261 SHARC and is the answer not in the manual?