Analog Devices ADSP-21261 SHARC Hardware Reference Manual page 247

Hide thumbs Also See for ADSP-21261 SHARC:
Table of Contents

Advertisement

ANY BLOCK
...
...
...
WORD Y5
WORD Y3
WORD Y1
NORMAL WORD ACCESS
63-48
PM DATA
0X0000
0X0000
BUS
RA = DM(NORMAL WORD X0 ADDRESS), RY = PM(NORMAL WORD Y0 ADDRESS);
OTHER INSTRUCTIONS WITH SIMILAR DATA FLOWS FOR SISD, NORMAL WORD, DUAL-DATA TRANSFERS ARE:
DREG = PM(NORMAL WORD ADDRESS),
PM(NORMAL WORD ADDRESS) = DREG,
Figure 5-16. Normal Word Addressing of Dual-Data in SISD Mode
ADSP-2126x SHARC Processor Hardware Reference
MEMORY
...
...
...
...
...
...
...
...
...
WORD Y4
WORD Y2
WORD Y0
47-32
31-16
15-0
WORD Y0
RA
39-24
23-8
7-0
0X00
WORD Y0
SA
39-24
23-8
7-0
THIS EXAMPLE SHOWS THE DATA FLOW FOR INSTRUCTION:
ANY OTHER BLOCK
...
...
...
...
...
...
WORD X5
WORD X3
WORD X1
NORMAL WORD ACCESS
63-48
47-32
DM DATA
0X0000
0X0000
BUS
DREG = DM(NORMAL WORD ADDRESS);
DM(NORMAL WORD ADDRESS) = DREG;
Memory
...
...
...
...
...
...
WORD X4
WORD X2
WORD X0
31-16
15-0
WORD X0
RX
39-24
23-8
7-0
WORD X0
0X00
SX
39-24
23-8
7-0
5-43

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ADSP-21261 SHARC and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

This manual is also suitable for:

Adsp-21262 sharcAdsp-21266 sharcAdsp-21267 sharc

Table of Contents