Case #5: Uncomplimentary Register Data Move; Conditional Dag Operations - Analog Devices ADSP-21261 SHARC Hardware Reference Manual

Hide thumbs Also See for ADSP-21261 SHARC:
Table of Contents

Advertisement

indirect addressing. However, the same results occur using direct
addressing.
IF EQ DM(I0,M0) = R2;
IF EQ DM(I0,M0) = S2;

Case #5: Uncomplimentary Register Data Move

In the case of memory-to-DAG register moves, the transfer does not occur
when both PEx and PEy are false. Other than that, if either PEx or PEy is
true, transfers to the DAG register occurs. For example:
if EQ m13 = dm(i0,m1);

Conditional DAG Operations

Conditional post-modify DAG operations update the DAG register based
on ORing of the condition tests on both processing elements. Actual data
movement involved in a conditional DAG operation is based on indepen-
dent evaluation of condition tests in PEx and PEy. Only the post-modify
update is based on the ORing of the these conditional tests.
Conditional pre-modify DAG operations behave differently. The DAGs
always pre-modify an index, independent of the outcome of the condition
tests on each processing element.
ADSP-2126x SHARC Processor Hardware Reference
Program Sequencer
3-45

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ADSP-21261 SHARC and is the answer not in the manual?

Subscribe to Our Youtube Channel

This manual is also suitable for:

Adsp-21262 sharcAdsp-21266 sharcAdsp-21267 sharc

Table of Contents