Example 2: Register Move - Pey Explicit Register; Example 3: Register-To-Memory Move - Pex Explicit Register - Analog Devices ADSP-21261 SHARC Hardware Reference Manual

Hide thumbs Also See for ADSP-21261 SHARC:
Table of Contents

Advertisement

SIMD Mode and Sequencing
Example 2: Register Move – PEy Explicit Register
For this instruction, the DSP is operating in SIMD mode, a register in the
PEy data register file is the explicit register and
address in internal memory. The data movement resulting from the evalu-
ation of the conditional test in the PEx and PEy processing elements is
shown in
Table
IF EQ DM(I0,M0) = S2;
Table 3-16. Register-to-Register Moves – Complementary Pairs
Condition
Condition
in PEx
in PEy
AZx
AZy
0
0
0
1
1
0
1
1
Example 3: Register-to-Memory Move – PEx Explicit Register
For the following instructions, the DSP is operating in SIMD mode and
registers in the PEx data register file are used as the explicit registers. The
data movement resulting from the evaluation of the conditional test in the
PEx and PEy processing elements is shown in
IF EQ R9 = R2;
IF EQ PX1 = R2;
IF EQ USTAT1 = R2;
3-40
3-16.
Result
Explicit
No data move occurs
No data move occurs from s2 to
location I0
s2 transfers to location I0
s2 transfers to location I0
ADSP-2126x SHARC Processor Hardware Reference
is pointing to an even
I0
Implicit
No data move occurs
r2 transfers to location I0+1
No data move occurs from r2 to
location I0 + 1
r2 transfers to location I0 + 1
Table
3-17.

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ADSP-21261 SHARC and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

Adsp-21262 sharcAdsp-21266 sharcAdsp-21267 sharc

Table of Contents