Analog Devices ADSP-21261 SHARC Hardware Reference Manual page 255

Hide thumbs Also See for ADSP-21261 SHARC:
Table of Contents

Advertisement

ANY BLOCK
...
...
...
WORD Y3
WORD Y2
WORD Y1
EXTENDED PRECISION NORMAL
WORD ACCESS
63-48
PM DATA
WORD Y0
BUS
RX = DM(EP NORMAL WORD X0 ADDR.), RA = PM(EP NORMAL WORD Y0 ADDR.);
OTHER INSTRUCTIONS WITH SIMILAR DATA FLOWS FOR SISD, EXTENDED PRECISION NORMAL WORD, DUAL-DATA
DREG = PM(EXT. PREC. NORMAL WORD ADDRESS),
PM(EXT. PREC. NORMAL WORD ADDRESS) = DREG,
Figure 5-20. Extended-Precision Normal Word Addressing of Dual-Data
in SISD Mode
ADSP-2126x SHARC Processor Hardware Reference
MEMORY
...
...
...
...
...
...
...
...
...
WORD Y2
WORD Y1
WORD Y0
47-32
31-16
15-0
0X00
0X0000
RA
39-24
23-8
WORD Y0
SA
39-24
23-8
7-0
THIS EXAMPLE SHOWS THE DATA FLOW FOR INSTRUCTION:
TRANSFERS ARE:
ANY OTHER BLOCK
...
...
...
WORD X3
WORD X2
WORD X1
EXTENDED PRECISION NORMAL
63-48
DM DATA
WORD X0
BUS
7-0
SY
DREG = DM(EXT. PREC. NORMAL WORD ADDRESS);
DM(EXT. PREC. NORMAL WORD ADDRESS) = DREG;
Memory
...
...
...
...
...
...
...
...
...
WORD X2
WORD X1
WORD X0
WORD ACCESS
47-32
31-16
15-0
0X00
0X0000
RX
39-24
23-8
7-0
WORD X0
SX
39-24
23-8
7-0
5-51

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ADSP-21261 SHARC and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

Adsp-21262 sharcAdsp-21266 sharcAdsp-21267 sharc

Table of Contents