Core Registers
PM and DM Address Buses and DAGs Can Handle 32-Bit Addresses
31
Figure A-10. PM and DM Bus Addresses Versus Sequencing Addresses
Program Counter Stack Register (PCSTK)
This is a non-memory-mapped, universal register (
gram Counter Stack register contains the address of the top of the
stack. This register is a readable and writable register.
Program Counter Stack Pointer Register (PCSTKP)
The
register is a non-memory-mapped, universal register (
PCSTKP
only). The Program Counter Stack Pointer register contains the value of
. This value is given as follows: 0 when the
PCSTKP
when the stack contains data, and 31 when the stack overflows. This regis-
ter is readable and writable. A write to
delay. If the
PC
A-34
Program Sequencer Handles
23
21 20
S Field
stack is overflowed, a write to
ADSP-2126x SHARC Processor Hardware Reference
24-Bit Addresses
18 17
17-16 = 00; IOP peripheral
17-16 = 11; IOP core
Bits 20-18, System (Internal) Memory
System Values in this field have
the following meaning:
000- Address of an IOP register
001- Address in Long Word space
01x- Address in Normal Word space
1xx- Address in Short Word space
Bits 31-21, All zeros
Ureg
stack is empty, 1...30
PC
takes effect after a one-cycle
PCSTKP
has no effect.
PCSTKP
0
only). The Pro-
PC
Ureg
Need help?
Do you have a question about the ADSP-21261 SHARC and is the answer not in the manual?