Analog Devices ADSP-21261 SHARC Hardware Reference Manual page 669

Hide thumbs Also See for ADSP-21261 SHARC:
Table of Contents

Advertisement

BRKCTL (Bits 31-16)
Reserved
IODISABLE
Disable I/O Breakpoints
00=Breakpoint Disabled
01=WRITE Access
10=READ Access
11=Any Access
UMODE
Enable User Mode Breakpoint
Address Breakpoint #3
1=Enable Breakpoint
0=Disable Breakpoint
ANDBKP
AND Composite Breakpoints
1=AND Breakpoint Types
0=OR Breakpoint Types
Reserved
ENBIA
Enable Instruction Address Breakpoints
(See ENBPA bit description)
Figure A-14. BRKCTL Register (Upper Bits)
ADSP-2126x SHARC Processor Hardware Reference
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
0
0
0
0
0
0
0
0
Registers Reference
0
0
0
0
0
0
0
0
NEGIA4
Negate Instruction Address
Breakpoint #4
1=Enable Breakpoint
0=Disable Breakpoint
NEGIO1
Negate I/O Address
Breakpoint #1
1=Enable Breakpoint
0=Disable Breakpoint
ENBPA
Enable Program Memory
Address Breakpoints
1=Enable Breakpoint
0=Disable Breakpoint
ENBDA
Enable Data Memory
Breakpoints
1=Enable Breakpoint
0=Disable Breakpoint
A-47

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ADSP-21261 SHARC and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

Adsp-21262 sharcAdsp-21266 sharcAdsp-21267 sharc

Table of Contents