Interrupt-Driven Data Transfer Mode; Dma-Driven Data Transfer Mode - Analog Devices ADSP-21261 SHARC Hardware Reference Manual

transfer mode. Clear
channel in an interrupt-driven data transfer mode.

Interrupt-Driven Data Transfer Mode

Both the A and B channels share a common interrupt vector in the inter-
rupt-driven data transfer mode, regardless of whether they are configured
as a transmitter or receiver.
The SPORT generates an interrupt when the transmit buffer has a
vacancy or the receive buffer has data. To determine the source of an
interrupt, applications must check the transmit or receive data buffer sta-
tus bits. For more information, see "Single Word Transfers" on page -73.

DMA-Driven Data Transfer Mode

Each transmitter and receiver has its own DMA registers. For details, see
"Selecting Transmit and Receive Channel Order (FRFS)" on page 9-16
and "Moving Data Between SPORTS and Internal Memory" on
page 9-65. The same DMA channel drives the left and right I
for the transmitter or the receiver. The software application must stop
multiplexing the left and right channel data received by the receive buffer,
because the left and right data is interleaved in the DMA buffers.
Channel A and B on each SPORT share a common interrupt vector. The
DMA controller generates an interrupt at the end of DMA transfer only.
Figure 9-4 shows the relationship between frame sync (word select), serial
2
clock, and I S data. Timing for word select is the same as for frame sync.

The
SPL
ADSP-2126x SHARC Processor Hardware Reference
or
SDEN_A SDEN_B
bit applies to DSP Standard Serial and I
(=0) to disable DMA and set the
2
S modes only.
Serial Ports
2
S channels
9-23