Table of Contents
Advertisement
Figures
Figures
1
OMAP3.2 Gigacell
2
Traffic Controller Functional Block Diagram
3
Asynchronous 16-Bit Read Operation on a 16-Bit Width Device.
RDWST=2 FCLKDIV=0 OESETUP = 0 OEHOLD = 0 ADVHOLD = 0.
Data write-back on the bus after read completion.
4
Asynchronous 16-Bit Read Operation on a 16-Bit Width Device.
RDWST=4 FCLKDIV=1 OESETUP=0 OEHOLD=0 ADVHOLD=1.
Data write-back on the bus after read completion.
5
Asynchronous 16-Bit Read Operation on a 16-Bit Width Device.
RDWST=0 FCLKDIV=0 OESETUP=0 OEHOLD=0 ADVHOLD=0.
Data write-back on the bus after read completion.
6
Asynchronous 16-Bit Read Operation on a 16-Bit Width Device.
RDWST=4 FCLKDIV=1 OESETUP=3 OEHOLD=0 ADVHOLD=0.
Data write-back on the bus after read completion.
7
Asynchronous 16-Bit Read Operation on a 16-Bit Width Device.
RDWST=4 FCLKDIV=1 OESETUP = 2 OEHOLD = 1 ADVHOLD = 0.
Data write-back on the bus after read completion.
8
Asynchronous 32-Bit Read Operation on a 16-Bit Width Device.
RDWST=4 FCLKDIV=0 OESETUP = 0 OEHOLD = 0 ADVHOLD = 0
BTWST=0 BTMODE=0.
Data write-back on the bus after read completion.
9
Asynchronous 32-Bit Read Operation on a 16-Bit Width Device.
RDWST=4 FCLKDIV=0 OESETUP = 1 OEHOLD = 1 ADVHOLD = 0
BTWST=0 BTMODE=0.
Data write-back on the bus after read completion.
10
Asynchronous 16-Bit Read Operation with Ready.
RDWST=2 FCLKDIV=0 OESETUP = 0 OEHOLD = 0 ADVHOLD = 0.
Data write-back on the bus after read completion.
11
Asynchronous 16-Bit Read Operation With Multiplexed Address/Data Bus Memory.
RDWST=2 FCLKDIV=0 OESETUP=2 OEHOLD=0 ADVHOLD=0.
Data write-back on the bus after read completion.
12
Asynchronous 32-Bit Read Operation on a 16-Bit Multiplexed Address and Data Memory.
RDWST=2 FCLKDIV=0 OESETUP=2 OEHOLD = 0 ADVHOLD = 0
13
Asynchronous 16-Bit Read Operation with Ready on
16-Bit Multiplexed Address and Data Memory.
RDWST=2 FCLKDIV=0 OESETUP=2 OEHOLD = 0 ADVHOLD = 0 BTWST = 0,
BTMODE = 0
14
Asynchronous 16-Bit Write Operation on a 16-Bit Width Device
(WRWST=2, WELEN=4 FCLKDIV=00 and ADVHOLD=1)
15
Asynchronous 16-Bit Write Operation on a Multiplexed Address/16-Bit Data Bus
(WRWST=1, WELEN=3 , FCLKDIV=00 and ADVHOLD=0)
16
Asynchronous 16-Bit Write Operation on a Multiplexed Address/16-Bit Data Bus
(WRWST = 1, WELEN = 3, FCLKDIV = 00 and ADVHOLD = 0)
12
OMAP5912
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . .
20
27
34
36
37
38
39
40
41
42
43
. . . . . . . . . . . . . . . . . .
44
45
46
47
49
SPRU749A
Advertisement
Chapters
Table of Contents
