Table of Contents
Advertisement
17
Asynchronous 16-Bit Write Operation on 16-Bit Multiplexed Address and
Data Memory With Ready (WELEN = 2, WRWST = 0, FCLKDIV = 0)
18
Asynchronous 32-Bit Write Operation on 16-Bit Multiplexed Address and Data Memory
(WELEN = 2, WRWST =1, FCLKDIV =0, BTWST = 0, and BTMODE = 1)
19
Asynchronous Page Mode 4x16-Bit Read Operation on 16-Bit Width Device
(RDWST=2, PGWST=0 and FCLKDIV =1, RDMODE=2 ).
Data write-back on the bus after read completion.
20
Asynchronous Page Mode 8x16-Bit Read With Page Crossing Operation on 16-Bit Width
Device (RDWST=2, PGWST=0 FCLKDIV=1, RDMODE=1).
Data write-back on the bus after read completion.
21
Mode 4 Synchronous Burst 4x16-Bit Read Operation on 16-Bit Width Device
(RDWST=3, FCLKDIV =0, ADVHOLD=0, RDMODE=4).
Data write-back on the bus after read completion.
22
Mode 5 Synchronous Burst 8x16-Bit Read Operation on 16-Bit Width Device
(RDWST=3, FCLKDIV =0, ADVHOLD=0, RDMODE=5).
Data write-back on the bus after read completion.
23
Mode 5 Synchronous Burst 2x16-Bit Read Operation on 16-Bit Width Device
(RDWST=3, FCLKDIV =0, ADVHOLD=0, RDMODE=5).
Data write-back on the bus after read completion
24
Mode 5 Synchronous Burst 8x16-Bit Read Operation on
Multiplexed Address/Data 16-Bit Width Device
(RDWST=2, FCLKDIV =0, ADVHOLD=0, OESETUP = 3, RDMODE=5).
Data write-back on the bus after read completion.
25
Mode 5 Synchronous Burst 4x16-Bit Read Operation on
Multiplexed Address/Data 16-Bit Width Device
(RDWST=4, FCLKDIV =0, ADVHOLD=1, OESETUP = 4, RDMODE=5).
Data write-back on the bus after read completion.
26
Mode 5 Synchronous Burst 8x16-Bit Read Operation on
Multiplexed Address/Data 16-Bit Width Device
(RDWST=3, FCLKDIV =0, ADVHOLD=0, OESETUP = 3, RDMODE=5).
Data write-back on the bus after read completion.
27
Asynchronous 16-Bit Write Operation on a 16-Bit Width Device
(RDMODE = 5, WRWST=2, WELEN=4 FCLKDIV=00 and ADVHOLD=1)
28
Mode 4 Synchronous Burst 4x16-Bit Read Operation on 16-Bit Width Device With Retiming
on (RDWST=2, FCLKDIV =0, ADVHOLD=0, RDMODE=4).
Data write-back on the bus after read completion.
29
Mode 4 Synchronous Burst 4x16-Bit Read Operation on
16-Bit Width Device With Retiming on
(RDWST=1, FCLKDIV =1, ADVHOLD=0, RDMODE=4)
30
Mode 4 Synchronous Burst 4x16-Bit Read Operation on
Multiplexed Address/Data 16-Bit Width Device With Retiming on
(RDWST=3, FCLKDIV =0, ADVHOLD=0, OESETUP = 3, RMODE=4).
Data write-back on the bus after read completion.
31
Mode 7 Synchronous Burst 4x16-Bit Read Operation on 16-Bit Width Device
(RDMODE = 7, FCLKDIV =1).
Data write-back on the bus after read completion.
32
Mode 7 Asynchronous Two Successive 16-Bit Write Operations on a 16-Bit Width Device
(WRWST=0, WELEN=0 FCLKDIV=1 and ADVHOLD=0)
33
Mode 7 Asynchronous 16-Bit Burst Write Operations on a 16-Bit Width Device
(WRWST=0, WELEN=0 FCLKDIV=1 and ADVHOLD=0, BTMODE = 0)
34
Mode 7 Asynchronous 16-Bit Burst Write Operations on a 16-Bit Width Device
(WRWST=0, WELEN=0 FCLKDIV=1 and ADVHOLD=0, BTMODE = 1
and BTWST = 0)
SPRU749A
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . .
OMAP5912
Figures
51
. . . . . . . . . . . . .
52
53
54
55
57
58
59
60
61
. . . . . . . . . . . . . .
62
63
64
65
66
67
. . . . . . . . . . . . . . .
68
69
13
Advertisement
Chapters
Table of Contents
