Table of Contents
Advertisement
RM0400
Table 487. GTMDI_MCSA_PTC and GTMDI_MCSB_PTC field descriptions
Field
Program Fetch Trace Start. This bit field allows Program fetch trace to be enabled at a watchpoint
occurrence. See
1 and 2.
13–12
00
No watchpoint selected (do not start Program Fetch Trace)
PFTS
01
Program Fetch Trace enabled on MCSA/B Program Watchpoint 1 occurrence
10
Program Fetch Trace enabled on MCSA/B Program Watchpoint 2 occurrence
11
Reserved
Program Fetch Trace End. This bit field allows program trace to be disabled at a watchpoint
occurrence.
9–8
00
No watchpoint selected
PFTE
01
Program Fetch Trace disabled on MCSA/B Program Watchpoint 1 occurrence
10
Program Fetch Trace disabled on MCSA/B Program Watchpoint 2 occurrence
11
Reserved
Fetch Trace Control. This bit controls the Fetch Trace message sent through the Message Data
bus. If this bit is asserted it enables MCSA/B Fetch access to generate a trace message. This bit is
6
written by the JTAG interface but can also be controlled at SoC level with dedicated Start/Stop
signals inputs to GTMDI
FTC
0 Fetch Messages disabled
1 Fetch Messages enabled
Start/Stop Enable. The SEN bit field enables the MCSA/B Fetch message to consider the Start/Stop
inputs for message transmission. If this bit is cleared, the messages are controlled only by JTAG
0
writes to the FTC Fetch Trace Message Control bit.
SEN
0 Disable fetch trace control from Start/Stop inputs
1 Enable fetch trace control from Start/Stop inputs
42.5.1.30 MCSA/B data trace control register (GTMDI_MCSA_DTC and
GTMDI_MCSB_DTC)
The GTMDI_MCSA_DTC and GTMDI_MCSB_DTC registers shown in
which address ranges are enabled for data trace, and if reads and/or writes are traced in
that range.
Register index: MCSA–64 / MCSB–81
31
30
R
0
0
W
RESET:
0
0
15
14
R
0
0
W
RESET:
0
0
Figure 435. MCSA/B data trace control register (GTMDI_MCSA_DTC and
Table 488
Figure
436,
Figure
29
28
27
26
0
0
0
0
0
0
0
0
13
12
11
10
0
0
RWT0
0
0
0
0
describes the GTMDI_MCSA_DTC and GTMDI_MCSB_DTC register functions.
DocID027809 Rev 4
GTM Development Interface (GTMDI)
Description
437,
Figure 438
and
Figure 439
25
24
23
22
0
0
0
0
0
0
0
0
9
8
7
6
0
DTC
RWT1
0
0
0
0
GTMDI_MCSB_DTC)
for definition about watchpoint
Figure 435
21
20
19
18
0
0
0
0
0
0
0
0
5
4
3
2
0
DTS
DTE
0
0
0
0
control
17
16
RC0 RC1
0
0
1
0
SEN
0
0
923/2058
960
Advertisement
Chapters
Table of Contents
Need help?
Do you have a question about the SPC572L series and is the answer not in the manual?
Questions and answers