STMicroelectronics SPC572L series Reference Manual page 1394

Table of Contents

Advertisement

SENT Receiver (SRX)
Field
Slow Serial Message Overflow Interrupt Enable. This bit enables interrupt assertion when overflow
occurs on reception of Slow Serial Messages in corresponding channel
6
IE_SMSG_O
FLW
0 – Interrupt is disabled
1 – Interrupt is enabled
Fast Message Overflow Interrupt Enable. This bit enables interrupt assertion when overflow occurs
on
7
reception of Fast Messages in corresponding channel.
IE_FMSG_O
FLW
0 – Interrupt is disabled
1 – Interrupt is enabled
Fast Message CRC Check Off: This bit can be used to switch off CRC check in Fast Message
8
FCRC_CHK
0 – Check is enabled
_OFF
1 – Check is disabled/off
Diagnostic Checks Interrupt Enable bits. These bits enables interrupts assertion when respective
diagnostic checks fail on corresponding channel.
IE_NUM_EDGES_ERR: Not the expected number of negative edges between calibration pulse
IE_FMSG_CRC_ERR: Checksum error in Fast Message
IE_SMSG_CRC_ERR: Checksum error in Slow Serial Message
IE_NIB_VAL_ERR: Any nibble data value <0 or >15
IE_CAL_DIAG_ERR: Successive Calibration pulses differ by more than ±1.56%. SAE spec defines
9:15
it be 1.5625% but the accuracy of this check depends on the protocol clock. For instance for
62.5 MHz, this check will fail for 1.56% and passes for 1.55%
IE_CAL_LEN_ERR: Calibration pulse is wider than 56 ticks ±25%
IE_PP_DIAG_ERR: Ratio of calibration pulse length to message length varies by more than
±1.5625% between two frames. Valid for messages with pause pulse.
Configuration option for each bit as below:
0 – Interrupt is disabled
1 – Interrupt is enabled
Enable for Interrupt on Reception of Fast Message with Changed Data: This bit is used to enable
storing and generating corresponding DMA or Message Ready Interrupt Request for Fast Message
only when any of the data nibbles after different from previously received Fast Message on that
channel. If a new Fast Message is received that has same values for all data nibbles as that of
16
previous message then the current message will be discarded and will not be stored in the buffer,
DCHNG_INT
and neither Fast Message Ready Interrupt nor DMA request will be generated.
0 – All Fast Messages will be received even if data nibbles are same
1 – Only Fast Messages with differing values of data nibbles will be received
Valid Calibration Pulse Range Selection: This bit is used to control whether 20% variation or 25%
variation in Calibration Pulse will be tolerated when detecting a Calibration Pulse
17
CAL_RNG
0 – 20% variation is acceptable
1 – 25% variation is acceptable
1394/2058
Table 809. CHn_CONFIG field descriptions(Continued)
DocID027809 Rev 4
Description
RM0400

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the SPC572L series and is the answer not in the manual?

Table of Contents