RM0400
Field
0–15
Reflects received CRC value at initiator
CRCI
16–31
Reflects received CRC value at target
CRCT
45.15.1.6 SIPI Channel Address Register (SIPI_CARn)
The SIPI_CARn contains the data transmission target address. For streaming operations
this register contains the start address. The SIPI_CARn is a 32-bit register and can be
written anytime by software or DMA.
0018h (CAR0)
0038h (CAR1)
Offset:
0058h (CAR2)
0094h (CAR3)
0
1
R
W
Reset
0
0
16
17
R
W
Reset
0
0
1
This register holds the start address of streaming operations.
Field
0–31
These bits contain the address of the target node.
CAR
45.15.1.7 SIPI Channel Data Register (SIPI_CDRn)
The SIPI_CDRn contains the data to be transmitted, and can be written anytime by software
or DMA. The data can be written in 8, 16 or 32-bit formats.
Table 598. SIPI_CCRCn field descriptions
2
3
4
5
0
0
0
0
18
19
20
21
0
0
0
0
Figure 574. SIPI Channel address Register (SIPI_CARn)
Table 599. SIPI_CARn field descriptions
DocID027809 Rev 4
Serial Interprocessor Interface (SIPI)
Description
6
7
8
9
<Cross Refs>1
CAR[31:16]
0
0
0
0
22
23
24
25
<Cross Refs>1
CAR[15:0]
0
0
0
0
Description
Access: User read/write
10
11
12
13
0
0
0
0
26
27
28
29
0
0
0
0
14
15
0
0
30
31
0
0
1125/2058
1133
Need help?
Do you have a question about the SPC572L series and is the answer not in the manual?
Questions and answers