Gtmdi Debug Interface - STMicroelectronics SPC572L series Reference Manual

RM0400
Memory Configuration Module (MCFG)
TIM0 Input Mapping Module (MAP)
Sensor Pattern Evaluation Module (SPE)
Interrupt Concentrator Module (ICM)
Output Compare Unit (CMP)
Monitoring Unit (MON)
For more details, please refer to the GTM-IP Specification document.
43.3.2

GTMDI Debug Interface

The GTM Development Interface (GTMDI) provides real-time development capabilities for
the GTM system including MCS cores, ARU data trace, Input Channel Filters trace, Output
Timer channels, DPLL and SPE submodules. The GTMDI interfaces to the GTM IP using
dedicated signals. The GTMDI operates in conjunction with on-chip debug modules in order
to implement complex debug features. Trace capability is also provided along with a global
time-stamp which allows real time trace for several GTM submodule events.
The GTMDI implements a Nexus Client standard interface and a JTAG standard Port
Controller to provide communication capability with the JTAG and Nexus Aurora router on-
chip modules. Please note that the Nexus standard is only used for the physical interfaces.
In order to implement the debug features such as breakpoint and messages required for the
GTM debug, the Nexus standard could not be followed.
For detailed architecture and features description, please refer to the GTMDI chapter of this
reference manual.
43.3.2.1 Peripheral Slave Bus Read Debug Access
Debugger is able to read all GTM registers, which are visible from the peripheral bus even
when the timer is running. Read-access of the debugger is possible without destroying or
changing the contents of these registers. A read debug access using the slave bus has no
side effects on the timer. The main example is a read access to the FIFO that does not
update the FIFO pointers.
43.3.3 Error Detection on GTM Memories Accesses
The GTM-IP architecture requires 8 RAM units that should be placed on the SoC. Each
RAM is connected with separated input and output ports to the GTM-IP for safety purposes.
Table 521. Submodules of GTM-IP(Continued)
Submodule
Digital PLL (DPLL)
GTM101 Integration (GTMINT) Module
DocID027809 Rev 4
Group
Infrastructural component for MCS
Dedicated
BLDC support
Interrupt services
Safety features
989/2058
995