Table of Contents
Advertisement
RM0400
Address: Base + 0x00F0
0
1
R
W
Reset
0
0
16
17
R
W
Reset
0
0
Figure 604. DSPI DSI Serialization Data Register 1 (DSPI_SDR1)
Field
0–31
Serialized Data
SER_DATA
46.3.22
DSPI DSI Alternate Serialization Data Register 1 (DSPI_ASDR1)
ASDR1 is used by host software to write the 32 MSB of the 64-bit data to be serialized.
When DSICR0[TXSS] is set, the data in ASDR1 and ASDR0 is the source of the DSI
frames.
Writes to the ASDR1 take effect on the next frame boundary.
The concatenation of {DSPI_ASDR1, DSPI_ASDR0} provides the 64-bit alternate
serialization data.
This register is valid only when DSICR1[DSI64E] is enabled.
Address: Base + 0x00F4
0
1
R
W
Reset
0
0
16
17
R
W
Reset
0
0
Figure 605. DSPI DSI Alternate Serialization Data Register 1 (DSPI_ASDR1)
Field
0–31
Alternate Serialized Data
ASER_DATA
2
3
4
5
0
0
0
0
18
19
20
21
0
0
0
0
Table 633. DSPI_SDR1 field descriptions
2
3
4
5
0
0
0
0
18
19
20
21
0
0
0
0
Table 634. DSPI_ASDR1 field descriptions
DocID027809 Rev 4
Deserial Serial Peripheral Interface (DSPI)
6
7
8
9
SER_DATA
0
0
0
0
22
23
24
25
SER_DATA
0
0
0
0
Description
6
7
8
9
ASER_DATA
0
0
0
0
22
23
24
25
ASER_DATA
0
0
0
0
Description
Access: User read-only
10
11
12
13
0
0
0
0
26
27
28
29
0
0
0
0
Access: User read/write
10
11
12
13
0
0
0
0
26
27
28
29
0
0
0
0
14
15
0
0
30
31
0
0
14
15
0
0
30
31
0
0
1173/2058
1220
Advertisement
Chapters
Table of Contents
Need help?
Do you have a question about the SPC572L series and is the answer not in the manual?