STMicroelectronics SPC572L series Reference Manual page 1667

Table of Contents

Advertisement

RM0400
Bit
Name
0000 DAC1 debug watchpoints are enabled for load-type or store-type data storage
0001 DAC1 debug watchpoints are enabled only for store-type data storage accesses when
0010 DAC1 debug watchpoints are enabled only for load-type data storage accesses when
0011 Reserved
01xx Reserved
1000 DAC1 address comparisons are used for stack limit checking. DAC1 address
24:27
DAC1CFG
1001 – 1111
DAC1CFG controls whether DAC1 data address comparisons utilize the normal PowerISA
operation for generating both debug events and watchpoints, a watchpoint-only function, or
a stack limit checking function (with watchpoint).
Note: Unlike the DAC3–4CFG fields, debug event enabling for DAC1 is controlled by the
Data Address Compare 2 Configuration
0000 DAC2 debug watchpoints are enabled for load-type or store-type data storage
0001 DAC2 debug watchpoints are enabled only for store-type data storage accesses when
0010 DAC2 debug watchpoints are enabled only for load-type data storage accesses when
0011 Reserved
01xx Reserved
28:31
DAC2CFG
1xxx Reserved
DAC2CFG controls whether DAC2 data address comparisons utilize the normal compare
operation for generating both debug events and watchpoints, or a watchpoint-only function.
Note: Unlike the DAC3–4CFG fields, debug event enabling for DAC2 is controlled by the
57.3.2.5
Debug Control Register 5 (DBCR5)
Debug Control Register 5 is used to configure Instruction Address Compare operation for
IAC5–8. The DBCR5 register is shown in
Table 942. DBCR4 field descriptions (Continued)
Data Address Compare 1 Configuration
accesses when DBCR0
DBCR0
=00
DAC1
DBCR0
=00
DAC1
comparisons are qualified with use of GPR R1 in <EA> calculation for most load or
store instructions. No debug events occur for DAC1. When a qualified DAC1 match
occurs, a machine check exception is generated for supervisor-mode accesses or a
DSI is generated for user-mode accesses, and a DAC1 watchpoint is generated.
DBCR0
and DBCR2
DAC1
Reserved
DAC1 field in DBCR0. The DAC1CFG encodings 0000–0010 are used to control
watchpoint generation when DBCR0
watchpoints will fire whenever a DAC1 debug event occurs.
accesses when DBCR0
DBCR0
=00
DAC2
DBCR0
=00
DAC2
DAC2 field in DBCR0. The DAC2CFG encodings 0000–0010 are used to control
watchpoint generation when DBCR0
watchpoints will fire whenever a DAC2 debug event occurs.
DocID027809 Rev 4
e200z215An3 Core Debug Support
Description
=00
DAC1
settings are ignored.
DVC1M
=0; when DBCR0
DAC1
=00
DAC2
=00. When DBCR0
DAC2
Figure 992
!=00, DAC1
DAC1
!=00, DAC2
DAC2
1667/2058
1719

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the SPC572L series and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Table of Contents