Message Filtering Registers - STMicroelectronics SPC572L series Reference Manual

Nexus Aurora Router (NAR)
Field
NAR Enabled.
31
0 NAR is disabled and inactive
NEN
1 NAR is enabled with clocks on
NAR Mode.
000 NAR is in disabled mode
001 NAR is in global suppressed mode
010 NAR is in communication-disabled mode
30–28
011 NAR is in tracebuffer mode
NUM
100 NAR is in active transmit mode
101 Reserved
110 Reserved
111 NAR is in run-control mode
27–24 NAR Config Error.
NCE See
23–16 Reserved
HBDP Ready.
15
0 HBDP (Aurora Out port) is not ready
HPR
1 HBDP is ready and accepts data for transmission
HBDP Error.
14
0 No HBDP error
HPE
1 Error condition exists on HBDP
Trace memory bus Error.
13
0 No Trace memory bus error
MPE
1 Error condition detected on trace transaction
Trace memory bus block overflow.
12
0 No Trace memory bus overflow
MOV
1 Targeted external memory block is full. Trace memory bus writes are halted (or wrapped).
11 Reserved
Tracebuffer Overflow.
10
0 No tracebuffer overflow
TOV
1 The tracebuffer has overflowed/wrapped at least once
9–0 Queue Write Address.
QWA Current value of the output queue write pointer (last valid write + 1)
65.4.2

Message filtering registers

The two output ports (HBDP and trace memory bus) are independently controllable. In the
BD NAR, two ports can be active simultaneously. When multiple ports are active, user-
programmable filters are determine which port receives a message, based on the message
source or type. Filters apply to the designated Message Select Port (MSP), and are used to
select messages for that port. All other messages go to the other (alternate) port. If multiple
ports are used, an MSP must be designated; otherwise a configuration error results. See
Section 65.5.6, Output
output ports. These registers should only be set in the BD NAR because partitioning is not
supported in the PD NAR.
1878/2058
Table 1051. NAR_ST field descriptions
Table 1065 for coding
arbitration,
Description
for details on how the NAR arbitrates between multiple
DocID027809 Rev 4
RM0400