STMicroelectronics SPC572L series Reference Manual page 391

RM0400
Absolute
address
(hex)
FC0A_1098 (DMA_TCD4_DLASTSGA)
(DMA_TCD4_BITER_ELINKYES)
FC0A_109C
(DMA_TCD4_BITER_ELINKNO)
FC0A_109E (DMA_TCD4_CSR)
TCD5 Source Address
FC0A_10A0
(DMA_TCD5_SADDR)
TCD5 Transfer Attributes
FC0A_10A4
(DMA_TCD5_ATTR)
TCD5 Signed Source Address Offset
FC0A_10A6
(DMA_TCD5_SOFF)
(DMA_TCD5_NBYTES_MLNO)
FC0A_10A8 (DMA_TCD5_NBYTES_MLOFFNO)
(DMA_TCD5_NBYTES_MLOFFYES)
FC0A_10AC (DMA_TCD5_SLAST)
FC0A_10B0 (DMA_TCD5_DADDR)
(DMA_TCD5_CITER_ELINKYES)
TCD5 Current Minor Loop Link, Major
FC0A_10B4
Loop Count (Channel Linking Disabled)
(DMA_TCD5_CITER_ELINKNO)
FC0A_10B6 (DMA_TCD5_DOFF)
FC0A_10B8 (DMA_TCD5_DLASTSGA)
(DMA_TCD5_BITER_ELINKYES)
FC0A_10BC
(DMA_TCD5_BITER_ELINKNO)
FC0A_10BE (DMA_TCD5_CSR)
TCD6 Source Address
FC0A_10C0
(DMA_TCD6_SADDR)
TCD6 Transfer Attributes
FC0A_10C4
(DMA_TCD6_ATTR)
TCD6 Signed Source Address Offset
FC0A_10C6
(DMA_TCD6_SOFF)
(DMA_TCD6_NBYTES_MLNO)
FC0A_10C8 (DMA_TCD6_NBYTES_MLOFFNO)
(DMA_TCD6_NBYTES_MLOFFYES)
FC0A_10CC (DMA_TCD6_SLAST)
FC0A_10D0 (DMA_TCD6_DADDR)
Table 164. DMA memory map(Continued)
Register name
DocID027809 Rev 4
Enhanced Direct Memory Access (eDMA)
Width
Access
(in bits)
32 R/W
16 R/W
16 R/W
16 R/W
32 R/W
16 R/W
16 R/W
32 R/W
32 R/W
32 R/W
32 R/W
32 R/W
16 R/W
16 R/W
16 R/W
32 R/W
16 R/W
16 R/W
16 R/W
32 R/W
16 R/W
16 R/W
32 R/W
32 R/W
32 R/W
32 R/W
32 R/W
Reset value Location
0000_000Xh on page 425
000Xh on page 425
000Xh on page 426
000Xh on page 427
0000_000Xh on page 416
000Xh on page 417
000Xh on page 418
0000_000Xh on page 419
0000_000Xh on page 419
0000_000Xh on page 420
0000_000Xh on page 421
0000_000Xh on page 422
000Xh on page 422
000Xh on page 423
000Xh on page 424
0000_000Xh on page 425
000Xh on page 425
000Xh on page 426
000Xh on page 427
0000_000Xh on page 416
000Xh on page 417
000Xh on page 418
0000_000Xh on page 419
0000_000Xh on page 419
0000_000Xh on page 420
0000_000Xh on page 421
0000_000Xh on page 422
391/2058
449