Sdadc Configuration; Saradc Configuration; Timers - STMicroelectronics SPC572L series Reference Manual

RM0400
6.4.8

SDADC configuration

The Sigma-Delta Analog-to-Digital Converter (SDADC) digital interface block controls the
on-chip SDADC and holds control and status registers accessible for application. It provides
the accurate conversion data for a wide range of applications.
SPC572Lx includes one independent 16-bit SDADC.
For details, see
6.4.9

SARADC configuration

The Successive Approximation Register Analog-to-Digital Converter (SARADC) digital
interface block controls the on-chip SARADC analog block and holds control and status
registers accessible for application. The SARADC provides accurate and fast conversion
data for a wide range of applications. Each SARADC analog block has a corresponding
digital interface.
SPC572Lx includes three independent 12-bit SARADCs:
•
SARADC_B
• SARADC_0
•
SARADC_4
SARADC_B has access to all external analog input pins, access to the external multiplexed
inputs, and has special safety features.
For details, see
6.5

Timers

Four types of timers and a complex timer subsystem are implemented on SPC572Lx.
Timer
System Timer Module (STM)
Software Watchdog Timer
(SWT)
Periodic Interrupt Timer (PIT)
GTM101 Generic Timer
Module
The core has a dedicated System Timer Module (STM) and a dedicated Software Watchdog
Timer (SWT).
Two Periodic Interrupt Timer (PIT) module instances are implemented. One PIT module is
for 64-bit timer implementation by way of two 32-bit timer channels (0 and 1), with chaining
mode. The timer value of this 64-bit timer is unchanged by a non-destructive reset. The
other PIT module is for general use and has four 32-bit timer channels with no chaining
mode.
Chapter 34: Analog-to-digital converter (ADC)
Chapter 34: Analog-to-digital converter (ADC)
Table 35. Timers
Device-specific information
Section 6.6: System Timer Module (STM)
configuration
Section 6.6.1: Software Watchdog Timer
(SWT) configuration
Section 6.6.2: PIT configuration
Section 6.6.3: GTM integration module
configuration
DocID027809 Rev 4
Device configuration
configuration.
configuration.
Block details
Chapter 39: System Timer Module
(STM)
Chapter 40: Software Watchdog
Timer (SWT)
Chapter 41: Periodic Interrupt Timer
(PIT)
Chapter 43: GTM101 Integration
(GTMINT) Module
155/2058
184