Reset; Data Cache; Data Cache Overview - Intel IXP45X Developer's Manual

®
Intel XScale Processor—Intel
3.3.1.1

Reset

After Processor Reset, the BTB is disabled and all entries are invalidated.
A new entry is stored into the BTB when the following conditions are met:
• The branch instruction has executed
• The branch was taken
• The branch is not currently in the BTB
The entry is then marked valid and the history bits are set to WT. If another valid
branch exists at the same entry in the BTB, it will be evicted by the new branch.
Once a branch is stored in the BTB, the history bits are updated upon every execution
of the branch as shown in
The BTB is always disabled with Reset. Software can enable the BTB through a bit in a
coprocessor register (see
page 100).
Before enabling or disabling the BTB, software must invalidate the BTB (described in
the following section). This action will ensure correct operation in case stale data is in
the BTB. Software should not place any branch instruction between the code that
invalidates the BTB and the code that enables/disables it.
There are four ways the contents of the BTB can be invalidated.
• Reset
• Software can directly invalidate the BTB via a CP15, register 7 function.
Refer to
• The BTB is invalidated when the Process ID Register is written.
• The BTB is invalidated when the instruction cache is invalidated via CP15, register 7
functions.
3.4

Data Cache

The Intel XScale processor data cache enhances performance by reducing the number
of data accesses to and from external memory. There are two data cache structures in
the Intel XScale processor: a 32-Kbyte data cache and a 2-Kbyte mini-data cache. An
eight entry write buffer and a four-entry, fill buffer are also implemented to decouple
the Intel XScale processor instruction execution from external memory accesses, which
increases overall system performance.
3.4.1

Data Cache Overview

The data cache is a 32-Kbyte, 32-way set, associative cache. The 32-Kbyte cache has
32 sets. Each set contains 32 ways. Each way of a set contains 32 bytes (one cache
line) and one valid bit. There also exist two dirty bits for every line, one for the lower
16 bytes and the other one for the upper 16 bytes. When a store hits the cache the
dirty bit associated with it is set. The replacement policy is a round-robin algorithm and
the cache also supports the ability to reconfigure each line as data RAM.
Figure 10, "Data Cache Organization" on page 86
how the data address is used to access the cache.
Cache policies may be adjusted for particular regions of memory by altering page
attribute bits in the MMU descriptor that controls that memory. See
Attributes" on page 70
August 2006
Order Number: 306262-004US
® ®
IXP45X and Intel IXP46X Product Line of Network Processors
Figure 9.
"Register 1: Control and Auxiliary Control Registers" on
"Register 7: Cache Functions" on page
for a description of these bits.
Intel
103.
shows the cache organization and
® ®
IXP45X and Intel IXP46X Product Line of Network Processors
"Memory
Developer's Manual
85