Ixp460 Network Processor Block Diagram - Intel IXP45X Developer's Manual

Intel
®
Figure 2. Intel

IXP460 Network Processor Block Diagram

MII/SMII
MII/SMII
IEEE 1588
2
I C
SSP
USB Device
Version 1.1
UART 0
921 Kbaud
UART 1
921 Kbaud
16 GPIO
GPIO
Interrupt
Controller
PMU
Timers
® ®
Intel IXP45X and Intel IXP46X Product Line of Network Processors
Developer's Manual
46
® ®
IXP45X and Intel IXP46X Product Line of Network Processors—Functional Overview
NPE B
NPE C
Public Key
Exchange Crypto
Engine
• AHB-PKE Bridge
• Random Number
Generator (RNG)
• Exponentiation
Acceleration Unit (EAU)
• Secure Hash Algorithm
Unit (SHA)
AHB Slave/
APB
Master
Bridge
USB-Host
Controller
Version 2.0
16/32 bit + Parity
Slave Only
Master on South AHB
North AHB 133MHz x 32 bits
North AHB
Arbiter
Queue
AHB/AHB
Manager
Bridge
South AHB 133 MHz x 32 bits
South AHB
Arbiter
Expansion Bus
PCI Controller
Controller
Intel XScale
2-Kbyte Mini D-Cache
32 bit at 33/66 MHz
Master on North AHB
Bus Arbiters
AHB Slave / APB Master
DDRI Memory
Controller Unit
32 Bit + ECC
®
Processor
32-Kbyte I-Cache
32-Kbyte D-Cache
August 2006
Reference Number: 306262-004US
B4822-02