Address Mask 3; Address Mask 4; Address Mask 5 - Intel IXP45X Developer's Manual

®
Ethernet MACs—Intel IXP45X and Intel
6.2.33

Address Mask 3

Register Name:
0x C80090A8
Hex Offset Address:
Address Mask Register #1. Third register of six that makes up the Address Mask. Address
Mask is used with Address for multicast address filtering. Bits set to 1, in Address Mask,
Register
represent bits of the Address Register that must match the corresponding bits in incoming
Description:
destination addresses for packets to be accepted.
Access: Read/Write.
31
6.2.34

Address Mask 4

Register Name:
0x C80090AC
Hex Offset Address:
Address Mask Register #1. Forth register of six that makes up the Address Mask. Address
Mask is used with Address for multicast address filtering. Bits set to 1 in Address Mask
Register
represent bits of the Address Register that must match the corresponding bits in incoming
Description:
destination addresses for packets to be accepted.
Access: Read/Write.
31
6.2.35

Address Mask 5

Register Name:
0x C80090B0
Hex Offset Address:
Address Mask Register #1. Fifth register of six that makes up the Address Mask. Address
Mask is used with Address for multicast address filtering. Bits set to 1 in Address Mask
Register
Description: represent bits of the Address Register that must match the corresponding bits in incoming
destination addresses for packets to be accepted.
Access: Read/Write.
31
August 2006
Order Number: 306262-004US
®
IXP46X Product Line of Network Processors
addrmask3
Reset Hex Value:
(Reserved)
addrmask4
Reset Hex Value:
(Reserved)
addrmask5
Reset Hex Value:
(Reserved)
®
Intel IXP45X and Intel
0x00000000
8 7
ADDRESS MASK [23:16]
0x00000000
8 7
ADDRESS MASK[31:24]
0x00000000
8 7
ADDRESS MASK [39:32]
®
IXP46X Product Line of Network Processors
Developer's Manual
0
0
0
259